专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06622922B1 Micro-electronic component, incorporating asynchronous digital processing means and a contact-free electromagnetic coupling interface 有权
标题翻译：微电子元件，并入异步数字处理装置和无接触电磁耦合接口
公开(公告)号：US06622922B1
公开(公告)日：2003-09-23
申请号：US09629686
申请日：2000-08-01
申请人： André Adrial , Jacky Bouvier , Patrice Senn , Marc Renaudin , Pascal Vivet
发明人： André Adrial , Jacky Bouvier , Patrice Senn , Marc Renaudin , Pascal Vivet
IPC分类号： G06K1906
CPC分类号： H04B5/00 , G06K7/0008 , H04B5/0056 , H04B5/0075
摘要： A micro-electronic component for a portable object is of the type which incorporates digital processing means, and an interface for contact-free electromagnetic coupling with a remote station. The digital processing means can operate according to an operating mode of the request/acknowledgement type, which is substantially insensitive to the propagation time, without a global, regular clock. The component additionally comprises adapter means, which can adapt the signals of the contact-free interface to the signals of the digital processing means and vice versa, in order to permit two-way dialogue with the remote station.
摘要翻译：用于便携式物体的微电子部件是包括数字处理装置的类型，以及用于与远程站的无接触电磁耦合的接口。数字处理装置可以根据对传播时间基本上不敏感的请求/确认类型的操作模式进行操作，而不需要全局的规则时钟。该组件另外包括适配器装置，其可以将无接触接口的信号适配到数字处理装置的信号，反之亦然，以允许与远程站的双向对话。

2. 发明授权

US5630156A Process for parallel operation of several computation units, especially in image processing, and corresponding architecture 失效
标题翻译：多个计算单元并行运行的过程，特别是图像处理以及相应的架构
公开(公告)号：US5630156A
公开(公告)日：1997-05-13
申请号：US324945
申请日：1994-10-18
申请人： Gilles Privat , Patricia Planet , Marc Renaudin
发明人： Gilles Privat , Patricia Planet , Marc Renaudin
IPC分类号： G06F15/16 , G06F15/80 , G06T1/20 , G06T1/40
CPC分类号： G06F15/8023
摘要： Improved process for parallel operation of several computation units, especially in image processing, and corresponding architecture. Several computation units which are together intended to evaluate in an iterative and cellular manner the convergence values of a plurality of variables associated respectively with the various points of a predetermined grid each variable having to satisfy a prespecified iterative relation between itself and n neighbouring variables associated with n neighbouring grid points (P2-P5), a memory means is assigned per point of the grid, intended to store successively all the values of the variable associated with this grid point, the computation units are apportioned in such a way as to assign every grid point to a computation unit and two distinct computation units to two chosen neighbouring points of the grid, all the computation units are made to operate in parallel and independently of one another, and for each current point of the grid, the computation unit assigned to this current point is made to compute each successive value of the variable associated with this current point on the basis of the value contained in the memory means assigned to the current point and of those available and arising from the memory means assigned to the points neighbouring the current point, irrespective of the iteration levels to which these available values correspond, and the said computation unit is made to store each new value thus computed in the memory means associated with the current point.
摘要翻译：改进了几个计算单元并行运行的过程，特别是在图像处理和相应的架构中。一些计算单元一起用于以迭代和蜂窝方式评估分别与预定网格的各个点相关联的多个变量的收敛值，每个变量必须满足其本身与相关联的n个相邻变量之间的预先指定的迭代关系 n个相邻网格点（P2-P5），每个网格点分配存储装置，用于连续存储与该网格点相关联的变量的所有值，计算单元以分配每个网格指向计算单元，并将两个不同的计算单元指向网格的两个选定的相邻点，所有计算单元使彼此并行并且彼此独立地工作，并且对于网格的每个当前点，分配给这个当前点是为了计算与该当前点相关联的变量的每个连续值无论这些可用值对应的迭代级别如何，分配给当前点的存储器装置中包含的值以及分配给与当前点相邻的点的存储装置产生的值的基础，以及所述计算单元用于存储在与当前点相关联的存储装置中计算的每个新值。

3. 发明授权

US08171330B2 Asynchronous circuit insensitive to delays with time delay insertion circuit 有权
标题翻译：异步电路对时延延迟插入电路不敏感
公开(公告)号：US08171330B2
公开(公告)日：2012-05-01
申请号：US12453826
申请日：2009-05-22
申请人： Marc Renaudin , Ghislain Bouesse
发明人： Marc Renaudin , Ghislain Bouesse
IPC分类号： G06F1/08 , G06F1/04
CPC分类号： H03K19/00346 , H03K5/133 , H03K19/00323 , H03K2005/00058 , H03K2005/00084
摘要： The asynchronous circuit insensitive to delays comprises at least one time delay insertion circuit on the propagation path of a signal. The delay insertion circuit comprises, between an input and an output of the signal, a Muller C-element and a plurality of delay circuits connected in series to an output of the Muller C-element. The outputs of the delay circuits are connected to corresponding inputs of a multiplexing circuit having an output constituting the output of the delay insertion circuit. The Muller C-element comprises an input connected to the output of the last delay circuit via an inverter gate, and an input constituting the input of the signal to the delay insertion circuit. The multiplexing circuit control circuit preferably comprises a random generator.
摘要翻译：对延迟不敏感的异步电路包括在信号的传播路径上的至少一个时间延迟插入电路。延迟插入电路在信号的输入和输出之间包括与Muller C元件的输出串联连接的Muller C元件和多个延迟电路。延迟电路的输出连接到具有构成延迟插入电路的输出的输出的复用电路的相应输入。 Muller C元件包括通过反相器门连接到最后延迟电路的输出的输入，以及构成向延迟插入电路输入信号的输入。多路复用电路控制电路优选地包括随机发生器。

4. 发明授权

US07940666B2 Communication node architecture in a globally asynchronous network on chip system 有权
标题翻译：通信节点架构在全球异步网络片上系统
公开(公告)号：US07940666B2
公开(公告)日：2011-05-10
申请号：US11372296
申请日：2006-03-08
申请人： Edith Beigne , Pascal Vivet , Marc Renaudin , Jérôme Quartana
发明人： Edith Beigne , Pascal Vivet , Marc Renaudin , Jérôme Quartana
IPC分类号： G01R31/08
CPC分类号： H04L12/42 , H04L12/56
摘要： A network and a data transmission method between elements in such a network using an asynchronous communication protocol of the “send/accept” type. At least one node in the network operations without an internal clock, this node determining a transfer hierarchy between two data packets to be routed to the same output, at least as a function of a priority channel information associated with each data packet.
摘要翻译：使用“发送/接收”类型的异步通信协议的网络中的网络和数据传输方法。网络中的至少一个节点在没有内部时钟的情况下操作，该节点至少根据与每个数据分组相关联的优先级信道信息确定要路由到相同输出的两个数据分组之间的传输层次。

5. 发明申请

US20090307516A1 Asynchronous circuit insensitive to delays with time delay insertion circuit 有权
标题翻译：异步电路对时延延迟插入电路不敏感
公开(公告)号：US20090307516A1
公开(公告)日：2009-12-10
申请号：US12453826
申请日：2009-05-22
申请人： Marc Renaudin , Ghislain Bouesse
发明人： Marc Renaudin , Ghislain Bouesse
IPC分类号： G06F1/12
CPC分类号： H03K19/00346 , H03K5/133 , H03K19/00323 , H03K2005/00058 , H03K2005/00084
摘要： The asynchronous circuit insensitive to delays comprises at least one time delay insertion circuit on the propagation path of a signal. The delay insertion circuit comprises, between an input and an output of the signal, a Muller C-element and a plurality of delay circuits connected in series to an output of the Muller C-element. The outputs of the delay circuits are connected to corresponding inputs of a multiplexing circuit having an output constituting the output of the delay insertion circuit. The Muller C-element comprises an input connected to the output of the last delay circuit via an inverter gate, and an input constituting the input of the signal to the delay insertion circuit. The multiplexing circuit control circuit preferably comprises a random generator.
摘要翻译：对延迟不敏感的异步电路包括在信号的传播路径上的至少一个时间延迟插入电路。延迟插入电路在信号的输入和输出之间包括与Muller C元件的输出串联连接的Muller C元件和多个延迟电路。延迟电路的输出连接到具有构成延迟插入电路的输出的输出的复用电路的相应输入。 Muller C元件包括通过反相器门连接到最后延迟电路的输出的输入，以及构成向延迟插入电路输入信号的输入。多路复用电路控制电路优选地包括随机发生器。

6. 发明申请

US20080214108A1 Contactless Communications Method Based On Asynchronous Modulations And Demodulations 审中-公开
标题翻译：基于异步调制和解调的非接触式通信方法
公开(公告)号：US20080214108A1
公开(公告)日：2008-09-04
申请号：US11910621
申请日：2006-04-10
申请人： Edith Beigne , Damien Caucheteux , Elisabeth Crochon , Marc Renaudin
发明人： Edith Beigne , Damien Caucheteux , Elisabeth Crochon , Marc Renaudin
IPC分类号： H04B5/00
CPC分类号： H04B5/0056
摘要： The invention relates to a method for exchanging information by inductive coupling or without contact between a reader (2) and a transponder (4), comprising a number of demodulation steps, by the transponder, of a transmission signal coming from the reader, each demodulation step being associated with: a detection of a jump of a parameter of the transmission signal, of a first state to a second state among a set of stable states that the parameter of the transmission signal is capable of adopting; a comparison of the magnitude of the jump and/or of the direction of the jump, at one or more predetermined threshold values; an association with the magnitude of the jump and/or with the direction of the jump, at a value independent of the first state, and; a detection of a stabilization at the second state before another demodulation. The invention also relates to a device for carrying out said method.
摘要翻译：本发明涉及一种通过感应耦合或不与读写器（2）之间的接触来交换信息的方法，包括由转发器发送的来自读取器的传输信号的多个解调步骤，每个解调与发送信号的参数能够采用的一组稳定状态中检测到第一状态到第二状态的发送信号的参数的跳跃; 以一个或多个预定阈值比较跳跃的幅度和/或跳跃的方向; 与跳跃的大小和/或与跳跃的方向相关联的值与独立于第一状态的值相关联;以及在另一个解调之前检测在第二状态下的稳定。本发明还涉及一种用于执行所述方法的装置。

7. 发明申请

US20060203825A1 Communication node architecture in a globally asynchronous network on chip system 有权
标题翻译：通信节点架构在全球异步网络片上系统
公开(公告)号：US20060203825A1
公开(公告)日：2006-09-14
申请号：US11372296
申请日：2006-03-08
申请人： Edith Beigne , Pascal Vivet , Marc Renaudin , Jerome Quartana
发明人： Edith Beigne , Pascal Vivet , Marc Renaudin , Jerome Quartana
IPC分类号： H04L12/56
CPC分类号： H04L12/42 , H04L12/56
摘要： The invention relates to the domain of networks on chip (NoC) and concerns a network and a data transmission method between elements in such a network using an asynchronous communication protocol of the “send/accept” type. At least one node in the network operates without an internal clock, this node determining a transfer hierarchy between two data packets to be routed to the same output, at least as a function of a priority channel information associated with each data packet.
摘要翻译：本发明涉及片上网络领域（NoC），并且涉及使用“发送/接受”类型的异步通信协议的这种网络中的元件之间的网络和数据传输方法。网络中的至少一个节点在没有内部时钟的情况下操作，该节点至少根据与每个数据分组相关联的优先级信道信息来确定要路由到相同输出的两个数据分组之间的传输层级。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式