会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Multistage charge pumps with diode loss compensation
    • 具有二极管损耗补偿的多级电荷泵
    • US08035440B2
    • 2011-10-11
    • US12345255
    • 2008-12-29
    • David Hernandez-GardunoMohammad Al-Shyoukh
    • David Hernandez-GardunoMohammad Al-Shyoukh
    • G05F1/10G05F3/02
    • H02M3/073H02M2001/0045
    • Multistage charge pumps with diode loss compensation are disclosed. In one example, a pre-regulated charge pump to generate a voltage is described. The example pre-regulated charge pump includes a charge pump having a plurality of stages and one or more diodes. The stages are configured to generate an output voltage at an output terminal based on an input voltage and a number of the multiplier stages. The example pre-regulated charge pump also includes a pre-regulator stage configured to adjust the input voltage to remove dependency on supply voltage variation. The pre-regulator includes a feedback diode configured to compensate for one or more voltage drops associated with the one or more charge pump diodes.
    • 公开了具有二极管损耗补偿的多级电荷泵。 在一个示例中,描述了用于产生电压的预调节电荷泵。 示例性预调节电荷泵包括具有多个级和一个或多个二极管的电荷泵。 这些级被配置为基于输入电压和多个乘法器级在输出端产生输出电压。 示例性预调节电荷泵还包括预调节器级,其被配置为调整输入电压以消除对电源电压变化的依赖性。 预调节器包括被配置为补偿与一个或多个电荷泵二极管相关联的一个或多个电压降的反馈二极管。
    • 3. 发明申请
    • MULTISTAGE CHARGE PUMPS WITH DIODE LOSS COMPENSATION
    • 具有二极体损耗补偿的多级充电泵
    • US20090256627A1
    • 2009-10-15
    • US12345255
    • 2008-12-29
    • David Hernandez-GardunoMohammad Al-Shyoukh
    • David Hernandez-GardunoMohammad Al-Shyoukh
    • G05F1/10
    • H02M3/073H02M2001/0045
    • Multistage charge pumps with diode loss compensation are disclosed. In one example, a pre-regulated charge pump to generate a voltage is described. The example pre-regulated charge pump includes a charge pump having a plurality of stages and one or more diodes. The stages are configured to generate an output voltage at an output terminal based on an input voltage and a number of the multiplier stages. The example pre-regulated charge pump also includes a pre-regulator stage configured to adjust the input voltage to remove dependency on supply voltage variation. The pre-regulator includes a feedback diode configured to compensate for one or more voltage drops associated with the one or more charge pump diodes.
    • 公开了具有二极管损耗补偿的多级电荷泵。 在一个示例中,描述了用于产生电压的预调节电荷泵。 示例性预调节电荷泵包括具有多个级和一个或多个二极管的电荷泵。 这些级被配置为基于输入电压和多个乘法器级在输出端产生输出电压。 示例性预调节电荷泵还包括预调节器级,其被配置为调整输入电压以消除对电源电压变化的依赖性。 预调节器包括被配置为补偿与一个或多个电荷泵二极管相关联的一个或多个电压降的反馈二极管。
    • 4. 发明授权
    • Systems and methods for hysteresis control in a comparator
    • 比较器中滞后控制的系统和方法
    • US07532041B2
    • 2009-05-12
    • US11613344
    • 2006-12-20
    • Eric C. BlackallMohammad Al-Shyoukh
    • Eric C. BlackallMohammad Al-Shyoukh
    • H03K5/22
    • H03K3/3565
    • Various systems and methods for comparing signals are disclosed herein. For example, some embodiments of the present invention provide comparator circuits with programmable hysteresis. Such circuits include a comparator input circuit that receives two inputs to be compared. The comparator input circuit provides a first differential current output based at least in part on a difference between the first voltage input and the second voltage input. The aforementioned circuits further include a hysteresis control circuit that is operable to receive a single programmable voltage input, and to provide a second differential current output based at least in part on the comparator output and the single programmable voltage input. An output circuit is also included that sums the first differential current and the second differential current, and provides a comparator output based at least in part on the sum of the first differential current and the second differential current.
    • 本文公开了用于比较信号的各种系统和方法。 例如,本发明的一些实施例提供具有可编程滞后的比较器电路。 这种电路包括一个比较器输入电路,其接收要比较的两个输入。 比较器输入电路至少部分地基于第一电压输入和第二电压输入之间的差异提供第一差分电流输出。 上述电路还包括可操作以接收单个可编程电压输入的滞后控制电路,并且至少部分地基于比较器输出和单个可编程电压输入来提供第二差分电流输出。 还包括输出电路,其将第一差分电流和第二差分电流相加,并且至少部分地基于第一差分电流和第二差分电流的和提供比较器输出。
    • 5. 发明申请
    • Bootstrapped switch for sampling inputs with a signal range greater than supply voltage
    • 自举开关,用于对信号范围大于电源电压的采样输入
    • US20060202736A1
    • 2006-09-14
    • US11280644
    • 2005-11-16
    • Devrim AksinMohammad Al-Shyoukh
    • Devrim AksinMohammad Al-Shyoukh
    • H03K17/16
    • H03K17/063H03K3/356113H03M1/129H03M1/20
    • The bootstrapped switch for sampling inputs with a signal range greater than supply voltage includes: a bootstrapped switch coupled between an input node and an output node; a first transistor having a first end coupled to a control node of the bootstrapped switch, and having a backgate coupled to a second end of the first transistor; a first capacitor having a first end coupled to a second end of the first transistor; a second transistor coupled between the first end of the first transistor and a supply node, and having a control node coupled to a first clock signal node; a third transistor coupled between the second end of the first transistor and the supply node; a charge pump having an output coupled to a control node of the third transistor; a level shifter having a first output coupled to a second end of the first capacitor; a fourth transistor coupled between the supply node and a control node of the first transistor; a fifth transistor having a first end coupled to a control node of the fourth transistor and a second end coupled to the output of the charge pump, having a control node coupled to the supply node, and having a backgate coupled to the second end of the fifth transistor; a sixth transistor coupled between the first end of the fifth transistor and a common node, and having a control node coupled to the first clock signal node; a seventh transistor coupled between the input node and the control node of the first transistor, and having a control node coupled to the first clock signal node; and an eighth transistor coupled between the input node and the control node of the first transistor, and having a control node coupled to the control node of the bootstrapped switch; and a ninth transistor coupled between the first end of the first transistor and the common node and having a control node coupled to the second clock signal node.
    • 用于对具有大于电源电压的信号范围的采样输入的自举开关包括:耦合在输入节点和输出节点之间的自举开关; 第一晶体管,其第一端耦合到所述自举开关的控制节点,并且具有耦合到所述第一晶体管的第二端的背栅; 第一电容器,其具有耦合到所述第一晶体管的第二端的第一端; 耦合在第一晶体管的第一端和电源节点之间并具有耦合到第一时钟信号节点的控制节点的第二晶体管; 耦合在第一晶体管的第二端和电源节点之间的第三晶体管; 电荷泵,其具有耦合到所述第三晶体管的控制节点的输出; 电平移位器,其具有耦合到所述第一电容器的第二端的第一输出; 耦合在所述电源节点和所述第一晶体管的控制节点之间的第四晶体管; 具有耦合到所述第四晶体管的控制节点的第一端和耦合到所述电荷泵的输出的第二端的第五晶体管,具有耦合到所述电源节点的控制节点,并且具有耦合到所述第二晶体管的第二端的后栅极 第五晶体管; 耦合在第五晶体管的第一端和公共节点之间的第六晶体管,并具有耦合到第一时钟信号节点的控制节点; 耦合在第一晶体管的输入节点和控制节点之间的第七晶体管,并且具有耦合到第一时钟信号节点的控制节点; 以及耦合在所述输入节点和所述第一晶体管的控制节点之间的第八晶体管,并且具有耦合到所述自举开关的所述控制节点的控制节点; 以及耦合在所述第一晶体管的第一端和所述公共节点之间并且具有耦合到所述第二时钟信号节点的控制节点的第九晶体管。
    • 7. 发明申请
    • START-UP CIRCUIT AND METHOD FOR AC-DC CONVERTERS
    • AC-DC转换器的启动电路和方法
    • US20140063875A1
    • 2014-03-06
    • US13598288
    • 2012-08-29
    • Mohammad AL-SHYOUKHPercy NEYRA
    • Mohammad AL-SHYOUKHPercy NEYRA
    • H02M1/36
    • H02M1/36H02M3/33523H05B33/0815
    • An AC-DC power converter includes a rectifying unit for generating a rectified voltage, an output stage for converting the rectified voltage into a DC voltage for a load, a controller for controlling the output stage, and a start-up circuit. The start-up circuit includes a first power section coupled to the rectifying unit and configured to generate a first voltage from the rectified voltage and to output the first voltage to the controller to enable the controller before the output stage starts outputting power. The first power section includes a depletion mode transistor having a first terminal configured to receive the rectified voltage and a second terminal configured to output the first voltage.
    • AC-DC电力转换器包括用于产生整流电压的整流单元,用于将整流电压转换为负载的直流电压的输出级,用于控制输出级的控制器和启动电路。 启动电路包括耦合到整流单元并被配置为从整流电压产生第一电压并将第一电压输出到控制器的第一功率部分,以使得控制器在输出级开始输出功率之前。 第一功率部分包括具有被配置为接收整流电压的第一端子和被配置为输出第一电压的第二端子的耗尽型晶体管。
    • 8. 发明申请
    • SYSTEMS AND METHODS FOR MULTIPLE EQUATION GRAPHING
    • 多方程图的系统和方法
    • US20080150589A1
    • 2008-06-26
    • US11613344
    • 2006-12-20
    • Eric C. BlackallMohammad Al-Shyoukh
    • Eric C. BlackallMohammad Al-Shyoukh
    • H03K5/24
    • H03K3/3565
    • Various systems and methods for comparing signals are disclosed herein. For example, some embodiments of the present invention provide comparator circuits with programmable hysteresis. Such circuits include a comparator input circuit that receives two inputs to be compared. The comparator input circuit provides a first differential current output based at least in part on a difference between the first voltage input and the second voltage input. The aforementioned circuits further include a hysteresis control circuit that is operable to receive a single programmable voltage input, and to provide a second differential current output based at least in part on the comparator output and the single programmable voltage input. An output circuit is also included that sums the first differential current and the second differential current, and provides a comparator output based at least in part on the sum of the first differential current and the second differential current.
    • 本文公开了用于比较信号的各种系统和方法。 例如,本发明的一些实施例提供具有可编程滞后的比较器电路。 这种电路包括一个比较器输入电路,其接收要比较的两个输入。 比较器输入电路至少部分地基于第一电压输入和第二电压输入之间的差异提供第一差分电流输出。 上述电路还包括可操作以接收单个可编程电压输入的滞后控制电路,并且至少部分地基于比较器输出和单个可编程电压输入来提供第二差分电流输出。 还包括输出电路,其将第一差分电流和第二差分电流相加,并且至少部分地基于第一差分电流和第二差分电流的和提供比较器输出。
    • 9. 发明申请
    • Bootstrapping ciruit capable of sampling inputs beyond supply voltage
    • 自举电路能够对输入电压进行采样
    • US20060202742A1
    • 2006-09-14
    • US11159005
    • 2005-06-22
    • Devrim AksinMohammad Al-Shyoukh
    • Devrim AksinMohammad Al-Shyoukh
    • G05F1/10
    • H03K17/687G11C27/024H03K17/063H03M1/1245
    • The bootstrapping circuit capable of sampling inputs beyond supply voltage includes: a bootstrapped switch MN20 coupled between an input node and an output node; a first transistor MP13 having a first end coupled to a control node of the bootstrapped switch MN20; a clock bootstrapped capacitor C13 having a first end coupled to a second end of the first transistor MP13; a second transistor MN27 coupled between the first end of the first transistor MP13 and a supply node, and having a control node coupled to a first clock signal node PHI; a third transistor MN26 coupled between the second end of the first transistor MP13 and the supply node; a charge pump having a first output coupled to a control node of the third transistor MN26; a level shifter having a first output coupled to a second end of the clock bootstrapped capacitor C13; a fourth transistor MN25 coupled between the supply node and a control node of the first transistor MP13, and having a control node coupled to a second output of the charge pump; a capacitor coupled between a second output of the level shifter and a control node of the first transistor; and a fifth transistor MN28 coupled between the control node of the bootstrapped switch MN20 and a common node.
    • 能够对输入电压进行采样的自举电路包括:耦合在输入节点和输出节点之间的自举交换机MN 20; 第一晶体管MP 13,其具有耦合到自举交换器MN 20的控制节点的第一端; 时钟自举电容器C 13,其具有耦合到第一晶体管MP 13的第二端的第一端; 耦合在第一晶体管MP13的第一端和电源节点之间并具有耦合到第一时钟信号节点PHI的控制节点的第二晶体管MN 27; 耦合在第一晶体管MP13的第二端和供电节点之间的第三晶体管MN 26; 电荷泵,具有耦合到第三晶体管MN 26的控制节点的第一输出; 电平移位器具有耦合到时钟自举电容器C 13的第二端的第一输出; 耦合在所述电源节点和所述第一晶体管MP 13的控制节点之间并且具有耦合到所述电荷泵的第二输出的控制节点的第四晶体管MN 25; 耦合在所述电平移位器的第二输出端和所述第一晶体管的控制节点之间的电容器; 以及耦合在自举交换机MN 20的控制节点和公共节点之间的第五晶体管MN 28。
    • 10. 发明申请
    • Bootstrapped switch with an input dynamic range greater than supply voltage
    • 自举开关,输入动态范围大于电源电压
    • US20060202735A1
    • 2006-09-14
    • US11168035
    • 2005-06-27
    • Devrim AksinMohammad Al-Shyoukh
    • Devrim AksinMohammad Al-Shyoukh
    • H03K17/16
    • H03K17/063H03K3/356113H03M1/129H03M1/20
    • The bootstrapping circuit capable of sampling inputs beyond supply voltage includes: a bootstrapped switch coupled between an input node and an output node; a first transistor having a first end coupled to a control node of the bootstrapped switch, and having a backgate coupled to the second end of the first transistor; a first capacitor having a first end coupled to a second end of the first transistor; a second transistor coupled between the first end of the first transistor and a supply node, and having a control node coupled to a first clock signal node; a third transistor coupled between the second end of the first transistor and the supply node; a charge pump having an output coupled to a control node of the third transistor; a level shifter having an output coupled to a second end of the first capacitor; a fourth transistor cross coupled with the first transistor, and having a backgate coupled to the second end of the fourth transistor; a fifth transistor having a second end coupled to the first end of the fourth transistor, and having a control node coupled to the output of the level shifter, and having a backgate coupled to the second end of the fifth transistor; a sixth transistor coupled between the first end of the fifth transistor and a common node and having a control node coupled to the first clock signal node; a diode having a first end coupled to the output of the level shifter and a second end coupled to the control node of the first transistor; a seventh transistor coupled between the control node of the bootstrapped switch and a common node, and having a control node coupled to the second clock signal node; and an eighth transistor coupled between the supply node and the control node of the first transistor, and having a control node coupled to the second clock signal node.
    • 能够对输入电压进行采样的自举电路包括:耦合在输入节点和输出节点之间的引导开关; 第一晶体管,其第一端耦合到所述自举开关的控制节点,并且具有耦合到所述第一晶体管的第二端的后栅极; 第一电容器,其具有耦合到所述第一晶体管的第二端的第一端; 耦合在第一晶体管的第一端和电源节点之间并具有耦合到第一时钟信号节点的控制节点的第二晶体管; 耦合在第一晶体管的第二端和电源节点之间的第三晶体管; 电荷泵,其具有耦合到所述第三晶体管的控制节点的输出; 电平移位器,具有耦合到第一电容器的第二端的输出; 与第一晶体管交叉耦合的第四晶体管,并且具有耦合到第四晶体管的第二端的背栅极; 第五晶体管,具有耦合到第四晶体管的第一端的第二端,并且具有耦合到电平移位器的输出的控制节点,并且具有耦合到第五晶体管的第二端的背栅极; 耦合在第五晶体管的第一端和公共节点之间并具有耦合到第一时钟信号节点的控制节点的第六晶体管; 二极管,其具有耦合到电平移位器的输出的第一端和耦合到第一晶体管的控制节点的第二端; 耦合在所述自举交换机的控制节点和公共节点之间并具有耦合到所述第二时钟信号节点的控制节点的第七晶体管; 以及耦合在所述电源节点和所述第一晶体管的所述控制节点之间并具有耦合到所述第二时钟信号节点的控制节点的第八晶体管。