会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Methods and systems for voltage reference power detection
    • 电压参考功率检测的方法和系统
    • US09086434B1
    • 2015-07-21
    • US13312571
    • 2011-12-06
    • Ping XiaoWeiying Ding
    • Ping XiaoWeiying Ding
    • G01R19/00
    • G01R19/0092G01R31/40
    • Methods and systems for detection and monitoring of power supply voltage and voltage reference circuitry are provided. In one embodiment of the invention, a first signal is set to be proportional to a power supply voltage in response to a determination from control circuitry that an output voltage of bandgap voltage reference circuitry is less than a first threshold voltage. The first signal is set to a logic low level in response to a determination from control circuitry that the output voltage of the bandgap voltage reference circuit is greater than the first threshold voltage, wherein the first threshold voltage is less than a bandgap reference voltage. A value of a reset signal is determined based at least in part on the first signal.
    • 提供了用于检测和监测电源电压和电压参考电路的方法和系统。 在本发明的一个实施例中,响应于来自控制电路的确定,带隙电压参考电路的输出电压小于第一阈值电压,将第一信号设置为与电源电压成比例。 响应于来自控制电路的确定,第一信号被设置为逻辑低电平,即带隙电压参考电路的输出电压大于第一阈值电压,其中第一阈值电压小于带隙参考电压。 至少部分地基于第一信号来确定复位信号的值。
    • 3. 发明授权
    • Method for cloning and expression of NHEI restriction endonuclease in E. coli.
    • 在大肠杆菌中克隆和表达NHEI限制性内切核酸酶的方法。
    • US06387681B1
    • 2002-05-14
    • US09428747
    • 1999-10-28
    • Shuang-yong XuJian-ping Xiao
    • Shuang-yong XuJian-ping Xiao
    • C12N922
    • C12N9/22C12N9/1007
    • The present invention relates to recombinant DNA which encodes the NheI restriction endonuclease as well as NheI methyltransferase, expression of NheI restriction endonuclease from E. coli cells containing the recombinant DNA. An internal NdeI site in the nheIR gene was eliminated by a silent mutation. A new NdeI site was engineered at the start codon of nheIR gene. An NdeI-BamHI fragment containing nheIR gene was cloned into a T7 expression vector pAII17 and expressed in a premodified host ER2566 [pACYC-NheIM, pAII17-NheIR2]. The recombinant clone produces approximately 10 million units of NheI per gram of wet cells.
    • 本发明涉及编码NheI限制性内切核酸酶以及NheI甲基转移酶,含有重组DNA的大肠杆菌细胞中NheI限制性内切核酸酶表达的重组DNA。 nheIR基因内部的NdeI位点被沉默突变消除。 在nheIR基因的起始密码子处设计了一个新的NdeI位点。 将含有nheIR基因的NdeI-BamHI片段克隆到T7表达载体pAII17中,并在预变性宿主ER2566 [pACYC-NheIM,pAII17-NheIR2]中表达。 重组克隆每克湿细胞产生约1000万单位的NheI。
    • 4. 发明授权
    • High-density programmable logic device with flexible local connections and multiplexer based global interconnections
    • 高密度可编程逻辑器件,具有灵活的本地连接和基于多路复用器的全局互连
    • US06229337B1
    • 2001-05-08
    • US09334143
    • 1999-06-15
    • Ping XiaoYiyian P. Yin
    • Ping XiaoYiyian P. Yin
    • H01L2500
    • H03K19/17736H03K19/17728
    • A high-density programmable logic device is presented, comprising two or more logic built-in blocks interconnected by a programmable global interconnect multiplex matrix. Each logic built-in block contains four groups of four macrocells and four I/O cells, two sub AND arrays and four sub OR arrays. Each sub OR array couples a group of macrocells, and each sub AND array drives two sub OR arrays. The sub AND and OR arrays can either function independently or be connected together by AND array or OR array connection facilities, to extend the logic capability. Every macrocell can be flexibly controlled by three levels of control signal: global, logic built-in block wide or separate. The outputs from the macrocells and the inputs from I/O cells can be fed locally back through the local feedback path, and also fed globally to other logic built-in blocks, through the global interconnect multiplex matrix. The interconnections in the global interconnect multiplex matrix are in an exclusive mode, such that only the feedbacks from other logic built-in blocks can be routed into a certain logic built-in block. All the global feedbacks are fed to the multiplexers in a specific pattern that maximizes the routeability of a selected global feedback to a selected logic built-in block input, while maintaining high speed and using less chip array.
    • 提出了一种高密度可编程逻辑器件,包括由可编程全局互连复用矩阵互连的两个或多个逻辑内置块。 每个逻辑内置块包含四组四个宏单元和四个I / O单元,两个子AND阵列和四个子OR阵列。 每个子OR阵列耦合一组宏单元,每个子AND阵列驱动两个子OR阵列。 子AND和OR阵列可以独立运行,也可以由AND阵列或OR阵列连接功能连接在一起,以扩展逻辑能力。 每个宏单元都可以通过三个级别的控制信号灵活控制:全局逻辑内置块或单独的逻辑块。 宏单元的输出和I / O单元的输入可以通过本地反馈路径本地馈送,并且还通过全局互连复用矩阵全局馈送到其他逻辑内置块。 全局互连复用矩阵中的互连处于独占模式,使得仅来自其他逻辑内置块的反馈可以被路由到特定逻辑内置块中。 所有的全局反馈都以特定的模式馈送到多路复用器,使得所选择的全局反馈的路由性能最大化到选定的逻辑内置块输入,同时保持高速度并使用更少的芯片阵列。
    • 6. 发明申请
    • M-TYPE PULVERIZED COAL BOILER SUITABLE FOR ULTRAHIGH STEAM TEMPERATURE
    • M型粉煤锅炉适用于超高温蒸汽温度
    • US20140033712A1
    • 2014-02-06
    • US13579173
    • 2011-11-11
    • Minhua JiangPing XiaoJianzhong JiangLi Zhong
    • Minhua JiangPing XiaoJianzhong JiangLi Zhong
    • F01K7/34F01K13/00F22G1/04F22B29/06F22D1/02
    • F01K7/34F01K13/006F22B21/345F22B29/06F22D1/02F22G1/04F22G7/12
    • The disclosure provides an M-type pulverized coal boiler suitable for ultrahigh steam temperature. The pulverized coal boiler comprises a hearth of which the bottom is provided with a slag hole and a tail downward flue of which the lower part is provided with a flue gas outlet. The pulverized coal boiler further comprises a middle flue communicated between the hearth and the tail downward flue, wherein the middle flue comprises an upward flue and a hearth outlet downward flue of which the bottoms are mutually communicated and the upper ends are respectively communicated with the upper end of the hearth and the upper end of the tail downward flue to form a U-shaped circulation channel. In the pulverized coal boiler provided by the disclosure, the middle flue which extends downwards and can make flue gas flow along the U-shaped circulation channel is arranged between the outlet of the hearth and the tail downward flue, so that high-temperature flue gas from the hearth can be introduced into a position with low elevation through the downward flue, and final-stage convection heating surfaces (such as a high-temperature superheater and a high-temperature reheater) can be arranged at positions with low height, and the length of ultrahigh-temperature steam pipelines between the high-temperature superheater and a steam turbine, and between the high-temperature reheater and the steam turbine can be greatly reduced. Therefore, the manufacturing cost of a boiler unit is obviously reduced.
    • 本公开提供适用于超高温蒸汽温度的M型粉煤锅炉。 粉煤锅炉包括炉底,底部设有炉渣孔和尾部向下烟道,其下部设有烟气出口。 粉煤锅炉还包括在炉床和尾部向下烟道之间连通的中间烟道,其中中间烟道包括向上烟道和炉底出口向下烟道,其底部相互连通,并且上端分别与上部烟道连通 炉底端部和尾部上端向下流动,形成U型循环通道。 在本公开提供的粉煤锅炉中,向下延伸并且可使烟道气沿着U形循环通道流动的中间烟道布置在炉床出口和尾部向下烟道之间,使得高温烟道气 从炉底可以通过向下的烟道引入低仰角的位置,并且可以在低高度的位置处布置终级对流加热表面(例如高温过热器和高温再热器),并且 在高温过热器和蒸汽轮机之间以及高温再热器和汽轮机之间的超高温蒸汽管道的长度可以大大降低。 因此,锅炉单元的制造成本明显降低。
    • 9. 发明授权
    • Sensing circuit
    • 感应电路
    • US08441266B1
    • 2013-05-14
    • US12537609
    • 2009-08-07
    • Ping XiaoWeiying Ding
    • Ping XiaoWeiying Ding
    • H01H85/30G01R31/02G08B21/00
    • G01R31/07G11C7/062G11C17/16G11C17/18G11C29/027G11C29/50008
    • A sensing circuit for comparing current flow through a reference resistance with current flow through a resistive device under test (DUT) such as a fuse. The sensing circuit includes a comparator having a first PMOS transistor and a first NMOS transistor connected in series between a first input and a first node and a second PMOS transistor and a second NMOS transistor connected in series between a second input and the first node. The first PMOS and NMOS transistors are cross-coupled with the second PMOS and NMOS transistors. Specifically, a first output is connected to the first node to the gates of the second PMOS and second NMOS transistors and a second output is connected to the second node and to the gates of the first PMOS and first NMOS transistors. The reference resistance is connected to one of the inputs and the DUT is connected to the other input.
    • 用于将通过参考电阻的电流与通过被测电阻器件(DUT)(例如保险丝)的电流进行比较的感测电路。 感测电路包括具有第一PMOS晶体管和第一NMOS晶体管的比较器,第一PMOS晶体管和第一NMOS晶体管串联连接在第一输入和第一节点之间,第二PMOS晶体管和第二NMOS晶体管串联连接在第二输入端和第一节点之间。 第一PMOS和NMOS晶体管与第二PMOS和NMOS晶体管交叉耦合。 具体地说,第一输出端连接到第一PMOS晶体管和第二NMOS晶体管的栅极,第二输出端连接到第二节点和第一PMOS和第一NMOS晶体管的栅极。 参考电阻连接到其中一个输入,DUT连接到另一个输入。
    • 10. 发明授权
    • Electrical connector with cooperating upper and lower shield wings
    • 电气连接器,配合上,下屏蔽翼
    • US08282417B2
    • 2012-10-09
    • US12951097
    • 2010-11-22
    • Jian-Ping Xiao
    • Jian-Ping Xiao
    • H01R13/648
    • H01R13/648
    • An electrical connector (100) includes a dielectric housing (1) having a base portion (11) and a tongue portion (12) extending from the base portion; a number of terminals (2) received in the housing; and an upper shield (31) and a lower shield (32) enclosing the insulative housing. The upper shield includes a main cover (310) located above the insulative housing and a pair of wing portions (312) extending oppositely, laterally relative to the main cover. The lower shield includes a main plate (320) located below the insulative housing and a pair of wings (321) extending oppositely, laterally relative to the main plate. One of the wing portion and corresponding wing defines a closed slot (3122) and the other one of the wing portion and the corresponding wing integrally, interiorly fits in the closed slot.
    • 电连接器(100)包括具有基部(11)和从基部延伸的舌部(12)的电介质壳体(1) 在房屋中接收的多个终端(2); 以及围绕所述绝缘壳体的上屏蔽件(31)和下屏蔽件(32)。 上屏蔽包括位于绝缘壳体上方的主盖(310)和相对于主盖相对地相对延伸的一对翼部(312)。 下屏蔽包括位于绝缘壳体下方的主板(320)和相对于主板相对地横向延伸的一对翼(321)。 翼部分和对应的翼中的一个限定了封闭的狭槽(3122),并且翼部分和对应翼片中的另一个一体地内部配合在封闭的狭槽中。