会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Method and apparatus for the reduction of upstream request processing latency in a cable modem termination system
    • 用于减少有线调制解调器终端系统中的上游请求处理延迟的方法和装置
    • US07782855B2
    • 2010-08-24
    • US11121116
    • 2005-05-04
    • Lisa V. DenneyAnders HebsgaardRobert J. Lee
    • Lisa V. DenneyAnders HebsgaardRobert J. Lee
    • H04L12/28
    • H04L47/2441H04L12/2801H04L12/66H04L47/15H04L47/35H04L47/70H04L47/788H04L47/821
    • Upstream requests such a bandwidth requests, are processed by CMTS out of order on a priority basis to reduce latency in responding to the request. Specifically, a cable modem termination system (CMTS) is connected to a plurality of cable modems by a cable plant. The CMTS has a burst receiver adapted to be connected to the cable plant to process upstream data packet units and bandwidth requests transmitted by the cable modems. Each packet includes a header that uniquely distinguishes the bandwidth requests from other data types. Packet data units are arranged in a first memory queue. Bandwidth requests are arranged in a second memory queue. The headers of the packets processed by the burst receiver are inspected as they arrive at the CMTS to determine if the packets are packet data units or bandwidth requests. Packet data units are routed to the first memory queue. Bandwidth requests are routed to the second memory queue. Bandwidth allocation MAP messages are generated from the bandwidth requests stored in the second queue and transmitted downstream to the cable modems. The packet data units stored in the first queue are coupled to a data output for further distribution.
    • 上行请求这样的带宽请求由CMTS按优先级顺序处理,以减少响应请求的延迟。 具体来说,电缆调制解调器终端系统(CMTS)由电缆设备连接到多个电缆调制解调器。 CMTS具有适于连接到电缆设备的突发接收器,以处理由电缆调制解调器发送的上行数据分组单元和带宽请求。 每个数据包包括一个能够唯一区分带宽请求与其他数据类型的头。 分组数据单元被布置在第一存储器队列中。 带宽请求被排列在第二个存储器队列中。 由突发接收器处理的分组的报头在到达CMTS时进行检查,以确定分组是分组数据单元还是带宽请求。 分组数据单元被路由到第一个存储器队列。 带宽请求被路由到第二个内存队列。 带宽分配MAP消息是从存储在第二个队列中的带宽请求产生的,并向下游发送到电缆调制解调器。 存储在第一队列中的分组数据单元被耦合到数据输出用于进一步分配。
    • 5. 发明申请
    • Systems and Methods for Serial Packet Synchronization in a Voice Processing System
    • 语音处理系统中串行数据包同步的系统和方法
    • US20100040051A1
    • 2010-02-18
    • US12577526
    • 2009-10-12
    • Robert J. LEE
    • Robert J. LEE
    • H04L12/66
    • H04J3/0685H04L7/041
    • A serial packet sync encoder is used to encode a serial packet sync datastream. In an embodiment, the serial packet sync datastream is made up of the packet sync vector and a unique preamble bit sequence that is preselected. In another embodiment, the serial packet sync datastream is made up of a non-unique bit sequence. A serial packet sync transmitter is used to transmit the serial packet sync datastream. A serial packet sync receiver is provided for receiving the serial packet sync datastream. In an embodiment, the serial packet sync transmitter and the serial packet sync receiver are shift registers. In this way, the serial packet sync datastream can be transmitted and received using only a single pin. The serial packet sync datastream is useful for providing an indication that an event, such as a grant arrival, has occurred. A preamble comparator is provided to compare the received serial packet sync datastream and the preselected preamble to determine if the two match. In cases where a match is made, the packet sync vector is written into a holding register for access from other applications and or system components such as a digital signal processor.
    • 串行分组同步编码器用于对串行分组同步数据流进行编码。 在一个实施例中,串行分组同步数据流由分组同步向量和预先选择的唯一前同步码比特序列组成。 在另一实施例中,串行分组同步数据流由非唯一的比特序列组成。 使用串行分组同步发送器来发送串行分组同步数据流。 提供串行分组同步接收器用于接收串行分组同步数据流。 在一个实施例中,串行分组同步发送器和串行分组同步接收器是移位寄存器。 以这种方式,串行数据包同步数据流只能使用一个引脚进行发送和接收。 串行分组同步数据流对于提供事件(例如授予到达)已经发生的指示是有用的。 提供前同步码比较器以比较所接收的串行分组同步数据流和预先选择的前同步码,以确定两者是否匹配。 在进行匹配的情况下,分组同步向量被写入保持寄存器以用于从其他应用和诸如数字信号处理器的系统组件访问。
    • 6. 发明授权
    • Systems and methods for serial packet synchronization in a voice processing system
    • US09634783B2
    • 2017-04-25
    • US12577526
    • 2009-10-12
    • Robert J. Lee
    • Robert J. Lee
    • H04J3/06H04L7/04
    • H04J3/0685H04L7/041
    • A serial packet sync encoder is used to encode a serial packet sync datastream. In an embodiment, the serial packet sync datastream is made up of the packet sync vector and a unique preamble bit sequence that is preselected. In another embodiment, the serial packet sync datastream is made up of a non-unique bit sequence. A serial packet sync transmitter is used to transmit the serial packet sync datastream. A serial packet sync receiver is provided for receiving the serial packet sync datastream. In an embodiment, the serial packet sync transmitter and the serial packet sync receiver are shift registers. In this way, the serial packet sync datastream can be transmitted and received using only a single pin. The serial packet sync datastream is useful for providing an indication that an event, such as a grant arrival, has occurred. A preamble comparator is provided to compare the received serial packet sync datastream and the preselected preamble to determine if the two match. In cases where a match is made, the packet sync vector is written into a holding register for access from other applications and or system components such as a digital signal processor.
    • 9. 发明授权
    • Systems and methods for serial packet synchronization in a voice processing system
    • 语音处理系统中串行数据包同步的系统和方法
    • US07602816B2
    • 2009-10-13
    • US10689935
    • 2003-10-22
    • Robert J. Lee
    • Robert J. Lee
    • H04J3/06
    • H04J3/0685H04L7/041
    • A serial packet sync encoder is used to encode a serial packet sync datastream. In an embodiment, the serial packet sync datastream is made up of the packet sync vector and a unique preamble bit sequence that is preselected. In another embodiment, the serial packet sync datastream is made up of a non-unique bit sequence. A serial packet sync transmitter is used to transmit the serial packet sync datastream. A serial packet sync receiver is provided for receiving the serial packet sync datastream. In an embodiment, the serial packet sync transmitter and the serial packet sync receiver are shift registers. In this way, the serial packet sync datastream can be transmitted and received using only a single pin. The serial packet sync datastream is useful for providing an indication that an event, such as a grant arrival, has occurred. A preamble comparator is provided to compare the received serial packet sync datastream and the preselected preamble to determine if the two match. In cases where a match is made, the packet sync vector is written into a holding register for access from other applications and or system components such as a digital signal processor.
    • 串行分组同步编码器用于对串行分组同步数据流进行编码。 在一个实施例中,串行分组同步数据流由分组同步向量和预先选择的唯一前同步码比特序列组成。 在另一实施例中,串行分组同步数据流由非唯一的比特序列组成。 使用串行分组同步发送器来发送串行分组同步数据流。 提供串行分组同步接收器用于接收串行分组同步数据流。 在一个实施例中,串行分组同步发送器和串行分组同步接收器是移位寄存器。 以这种方式,串行数据包同步数据流只能使用一个引脚进行发送和接收。 串行分组同步数据流对于提供事件(例如授予到达)已经发生的指示是有用的。 提供前同步码比较器以比较所接收的串行分组同步数据流和预先选择的前同步码,以确定两者是否匹配。 在进行匹配的情况下,分组同步向量被写入保持寄存器以用于从其他应用和诸如数字信号处理器的系统组件访问。