会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Charge pump circuit having two fly capacitor modules
    • 电荷泵电路具有两个飞电容模块
    • US09515559B2
    • 2016-12-06
    • US14354165
    • 2012-10-23
    • ST-Ericsson SA
    • Laurent Chevalier
    • H02M3/07H02M3/18G05F3/00H02M1/00
    • H02M3/18G05F3/00H02M3/07H02M2001/0054Y02B70/1491
    • There is described a charge pump circuit (1) circuit comprising an input terminal, an output terminal (5) connected to an intermediate node (Ni), a ground terminal (4), a first fly capacitor module (21) with a first fly capacitor (Cfly1) having a first pin (211) and a second pin (212) and connected to the intermediate node (Ni); and a second fly capacitor module (22) with a first fly capacitor (Cfly2) having a first pin (221) and a second pin (222) and connected to the intermediate node (Ni); wherein each being adapted to successively charge and discharge a the first fly capacitor and the second fly capacitor, respectively, wherein the second pin (212) of the first fly capacitor module (21) is connected to the first pin (221) of the second fly capacitor module (22) by a direct connection.
    • 描述了一种电荷泵电路(1),包括输入端子,连接到中间节点(Ni)的输出端子(5),接地端子(4),具有第一飞行的第一飞行电容器模块(21) 电容器(Cfly1)具有第一引脚(211)和第二引脚(212)并连接到中间节点(Ni); 和具有第一引脚(221)和第二引脚(222)并连接到中间节点(Ni)的第一飞电容器(Cfly2)的第二飞电容器模块(22); 其中每个分别适于连续地对第一飞电容器和第二飞电容器进行充电和放电,其中第一飞电容器模块(21)的第二引脚(212)连接到第二飞电电容器的第二引脚(221) 飞电容器模块(22)通过直接连接。
    • 5. 发明授权
    • Reduction of peak-to-average ratio in OFDM systems
    • 降低OFDM系统中的峰均比
    • US09455859B2
    • 2016-09-27
    • US14420791
    • 2013-09-03
    • ST-Ericsson SA
    • Achraf Dhayni
    • H04K1/10H04L27/26
    • H04L27/2623H04L27/2624
    • An emitter for modulating and emitting an orthogonal frequency division multiplexing signal through a transmission channel (TC), comprising a frequency-to-time converter for converting symbols to be transmitted into time symbols, and means for serializing and amplifying said time symbol so as to emit it as an OFDM signal through said transmission channel, said emitter further comprising: means (12) for clipping said time symbols; time-to-frequency convertor (13) for converting said time symbols; and means for applying a set of data subcarriers of the outputs of said time-to-frequency converter as inputs of said frequency-to-time converter wherein out-of-band subcarriers are set to zero and the clipping level is set to a minimum level allowing the amplifier to operate in an efficient region.
    • 一种用于通过传输信道(TC)调制和发射正交频分复用信号的发射器,包括用于将要发送的符号转换为时间符号的频率 - 时间转换器,以及用于串行化和放大所述时间符号的装置,以便 通过所述传输信道将其发射为OFDM信号,所述发射器还包括:用于剪切所述时间符号的装置(12); 时间 - 频率转换器(13),用于转换所述时间符号; 以及用于将所述时间 - 频率转换器的输出的一组数据子载波应用于所述频率 - 时间转换器的输入的装置,其中带外子载波被设置为零,并且限幅电平被设置为最小 电平允许放大器在有效的区域中工作。
    • 6. 发明授权
    • Digital class-D amplifier and digital signal processing method
    • 数字D类放大器和数字信号处理方法
    • US09438182B2
    • 2016-09-06
    • US14358182
    • 2012-10-30
    • ST-Ericsson SA
    • Carlo CrippaRossella Bassoli
    • H03F3/38H03F3/185H03F3/217H03K7/08
    • H03F3/185H03F3/187H03F3/2175H03F3/45475H03F2200/165H03F2200/351H03F2200/78H03F2203/21112H03F2203/21196H03K7/08
    • A digital class D amplifier (10) is disclosed, comprising a pulse width modulator (PW Mod) comprising: a digital loop filter (Loop F) adapted to receive an input signal (x[n]) and a feedback signal (fb[n]), the digital loop filter (Loop_F) being adapted to process at a clock frequency (f_s) said input and feedback signals for providing as output a filtered digital signal (w[n]); a PWM conversion module (PW_CM) having an input (24) for receiving the filtered digital signal (w[n]) and having a first output (25) connected to the digital loop filter (Loop F), the PWM conversion module being adapted for processing the filtered digital signal (w[n]) and providing at said first output (25) the feedback signal (fb[n]). The PWM conversion module (PW_CM) comprises: a first comparator (CMP_N) adapted to compare the filtered digital signal (w[n]) with a first reference triangular waveform (VTn[n]) for providing as output a first PWM signal (yn[n]), the first reference triangular waveform having a frequency (f_osc) much lower than said clock frequency (f.s); a second comparator (CMP_P) adapted to compare the filtered digital signal (w[n]) with a second reference triangular waveform (VTp[n]) for providing as output a second PWM signal (yp[n]), the second reference triangular waveform (VTp[n]) being the inverse of the first triangular waveform (VTn[n]), said first (yn[n]) and second (yp[n]) PWM signals representing a differential output pulse width modulated signal (yn[n],yp[n]).
    • 公开了一种数字D类放大器(10),包括:脉冲宽度调制器(PW Mod),包括:适于接收输入信号(x [n])和反馈信号(fb [n])的数字环路滤波器 ]),所述数字环路滤波器(Loop_F)适于以时钟频率(f_s)处理所述输入和反馈信号,以提供经过滤波的数字信号(w [n])作为输出; PWM转换模块(PW_CM),其具有用于接收经过滤波的数字信号(w [n])并具有连接到数字环路滤波器(Loop F)的第一输出端25的输入端) 用于处理滤波后的数字信号(w [n])并在所述第一输出端提供反馈信号(fb [n])。 PWM转换模块(PW_CM)包括:第一比较器(CMP_N),适于将滤波后的数字信号(w [n])与第一参考三角波形(VTn [n])进行比较,以提供第一PWM信号 [n]),具有比所述时钟频率(fs)低得多的频率(f_osc)的第一参考三角波形; 适于将滤波后的数字信号(w [n])与第二参考三角波形(VTp [n])进行比较以用于提供第二PWM信号(yp [n])作为输出的第二比较器(CMP_P),第二参考三角形 波形(VTp [n])是第一三角波形(VTn [n])的倒数,所述第一(yn [n])和第二(yp [n])PWM信号表示差分输出脉宽调制信号 [n],yp [n])。
    • 7. 发明授权
    • Loopback-based built-in-self-test
    • 基于环回内置自检
    • US09425907B2
    • 2016-08-23
    • US14433893
    • 2013-11-07
    • ST-Ericsson SA
    • Achraf DhayniChristophe Arnal
    • H04B5/00H04B17/20H04L1/24H04B17/14H04B17/15H04B17/19H04B17/29H04B17/40
    • H04B17/20H04B5/0031H04B17/14H04B17/15H04B17/19H04B17/29H04B17/408H04L1/243
    • A method of self-test for a near-field communication (NFC) radio frequency (RF) front-end unit comprising one antenna driver and at least one unit from a group comprising one reader and one card emulator, the RF front-end unit being connected to a digital front-end unit, wherein the antenna driver and the unit are interconnected through a first connection line via their respective first input-output interface and are also interconnected through a second connection line via their respective second input-output interface, the digital front-end unit being connected to the second connection line, the method comprising: activating the antenna driver and the unit based on control signals; —generating a first signal onto the first connection line by modulating a respective first bitstream; —retrieving a second bitstream from the second connection line, by demodulating the first signal; and, —determining an outcome of the self-test by monitoring the demodulated signal.
    • 一种用于近场通信(NFC)射频(RF)前端单元的自检的方法,包括一个天线驱动器和来自包括一个读取器和一个卡仿真器的组中的至少一个单元,所述RF前端单元 连接到数字前端单元,其中所述天线驱动器和所述单元经由其相应的第一输入 - 输出接口通过第一连接线互连,并且还经由其相应的第二输入 - 输出接口通过第二连接线互连, 所述数字前端单元连接到所述第二连接线,所述方法包括:基于控制信号激活所述天线驱动器和所述单元; - 通过调制相应的第一比特流来产生第一信号到第一连接线上; 通过解调第一信号,从第二连接线恢复第二比特流; 并且通过监视解调信号来确定自检的结果。
    • 8. 发明授权
    • Symbol time offset correction via intercarrier interference detection in OFDM receiver
    • 通过OFDM接收机中的载波间干扰检测进行符号时间偏移校正
    • US09413580B2
    • 2016-08-09
    • US14427816
    • 2013-09-17
    • ST-Ericsson SA
    • Achraf Dhayni
    • H04L7/00H04L27/26H04L25/03
    • H04L27/2665H04L25/03159H04L27/2662H04L27/2672H04L27/2675H04L27/2682H04L2025/03414
    • Receiver (RCV) adapted for compensating for Symbol Timing Offset when receiving OFDM symbols, over a communication channel (TC), comprising: means (REG, DFT, CMP) for detecting a first phase with no Inter-Symbol Interference, means (REG, DFT, CMP) for detecting a second phase with presence of Inter-Symbol Interference, means (REG, DFT, CMP) for compensating for said Symbol Timing Offset by estimating starting points of said received OFDM symbols as being one sample before the start of said second phase. The timing synchronization is achieved in frequency domain by monitoring amplitude variation of the demodulated subcarriers symbols, said variation being due to the presence of Inter Symbol Interference when the FFT window overlaps with the subsequent OFDM symbol.
    • 用于在通信信道(TC)上接收OFDM符号时补偿符号定时偏移的接收机(RCV),包括:用于检测没有符号间干扰的第一相位的装置(REG,DFT,CMP),装置(REG, DFT,CMP),用于通过存在符号间干扰来检测第二相位,用于通过将所述接收的OFDM符号的起始点估计为所述接收的OFDM符号开始之前的一个样本来补偿所述符号定时偏移的装置(REG,DFT,CMP) 第二阶段 通过监视解调的副载波符号的幅度变化,在频域中实现定时同步,所述变化是由于当FFT窗口与随后的OFDM符号重叠时存在帧间干扰。
    • 9. 发明授权
    • NFC tag emulation mode with constant magnetic field
    • 具有恒定磁场的NFC标签仿真模式
    • US09379784B2
    • 2016-06-28
    • US14395249
    • 2013-04-23
    • ST-Ericsson SA
    • Achraf Dhayni
    • H04B5/00G06K7/10G06K7/00
    • H04B5/0062G06K7/0008G06K7/10237H04B5/0075
    • A method for performing electromagnetic induction communication enables transmitting modulation data between communication devices. The method includes coupling a first antenna of a first communication device and a second antenna of a second communication device, generating a magnetic field by supplying a first current through the first antenna, and modulating the magnetic field according to the modulation data. The first current is regulated so as to be substantially constant, by introducing a regulating current, which is function of the magnetic field. The first communication device determines the modulation data from the regulating current.
    • 用于执行电磁感应通信的方法使得能够在通信设备之间传送调制数据。 该方法包括:耦合第一通信设备的第一天线和第二通信设备的第二天线,通过提供通过第一天线的第一电流产生磁场,以及根据调制数据调制磁场。 通过引入作为磁场的功能的调节电流,将第一电流调节为基本恒定。 第一通信设备从调节电流确定调制数据。
    • 10. 发明授权
    • Vibrator and audio resource sharing for mobile communication device
    • 用于移动通信设备的振动器和音频资源共享
    • US09367334B2
    • 2016-06-14
    • US14251078
    • 2014-04-11
    • ST-Ericsson SA
    • Nicolas Louboutin
    • G06F13/00G06F9/44G06F9/52
    • G06F9/4411G06F9/52
    • A communication device includes at least two output apparatuses, and an interface circuit configured as an interface between the at least two output apparatuses and software drivers supported by an operating system embedded within the communication device, so that the software drivers can access the output apparatuses. The interface circuit includes an access control circuit configured to temporarily allocate a first one of the at least two apparatuses with a first one of the software drivers, so that other ones of the software drivers cannot access the first output apparatus during its allocation to the first software driver. The interface circuit also includes shared resource circuits configured to dynamically direct communication from the first software driver to the temporarily allocated first output apparatus.
    • 通信设备包括至少两个输出设备和被配置为在至少两个输出设备之间的接口和由嵌入在通信设备内的操作系统支持的软件驱动器之间的接口的接口电路,使得软件驱动器可以访问输出设备。 该接口电路包括访问控制电路,该访问控制电路被配置为利用软件驱动器中的第一个临时分配至少两个设备中的第一个,使得其他软件驱动程序在其分配到第一个时,不能访问第一输出设备 软件驱动。 接口电路还包括被配置为动态地指导从第一软件驱动器到临时分配的第一输出设备的通信的共享资源电路。