会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Packet format for error reporting in a content addressable memory
    • 内容可寻址内存中错误报告的数据包格式
    • US08990631B1
    • 2015-03-24
    • US13039616
    • 2011-03-03
    • Shankar Channabasappa
    • Shankar Channabasappa
    • G06F11/07H04L12/26
    • H04L12/2647H04L41/06H04L45/7457H04L69/12H04L69/40
    • Approaches for a packet format for error reporting in a content addressable memory (CAM) device are disclosed. The CAM device may comprise a CAM array that includes a plurality of rows, each row including a plurality of CAM cells coupled to a match line, and an error notification circuit capable of forming a packet that indicates whether the CAM device is experiencing an error condition. If an error condition was experienced by the CAM device, the response packet may also indicate the type(s) of error that was encountered. Advantageously, information about any error condition experienced by the CAM device may be quickly ascertained by a host device in which the CAM device is incorporated.
    • 公开了一种用于内容可寻址存储器(CAM)设备中的错误报告的分组格式的方法。 CAM设备可以包括CAM阵列,其包括多行,每行包括耦合到匹配线的多个CAM单元,以及能够形成指示CAM设备是否正在经历错误状态的分组的错误通知电路 。 如果CAM设备出现错误状况,响应包也可能指示遇到的错误类型。 有利地,可以由其中并入CAM设备的主机设备快速地确定关于CAM设备经历的任何错误状况的信息。
    • 4. 发明授权
    • Network processor with traffic shaping response bus interface
    • 具有流量整形响应总线接口的网络处理器
    • US08848526B1
    • 2014-09-30
    • US13034497
    • 2011-02-24
    • Shankar ChannabasappaAmit Arora
    • Shankar ChannabasappaAmit Arora
    • H04L1/00
    • H04L12/6418
    • An integrated circuit is disclosed. The integrated circuit includes a receive port interface to receive request data at a first data rate from a first host and a transmit port interface. The transmit port interface to transmit response data words across plural serial lanes to a second host at a second data rate. The second data rate is less than a predefined line rate of symbol transfers across the plural serial lanes. The transmit port interface includes shaping logic to transmit a data word stream at the second data rate and selectively insert idle words into the data word stream such that the data words and the idle words are together transferred at the predefined line rate.
    • 公开了一种集成电路。 集成电路包括接收端口接口,用于以第一数据速率从第一主机和发送端口接口接收请求数据。 发送端口接口,用于以多个串行通道将响应数据字以第二数据速率发送到第二主机。 第二数据速率小于跨多个串行通道的符号传输的预定线路速率。 发送端口接口包括用于以第二数据速率发送数据字流的成形逻辑,并且有选择地将空闲字插入到数据字流中,使得数据字和空闲字一起以预定线速率传送。