会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Low power high speed pipeline ADC
    • 低功耗高速流水线ADC
    • US08451160B1
    • 2013-05-28
    • US13109320
    • 2011-05-17
    • Hao ZhouYonghua SongTao ShuiJie JiangSong Chen
    • Hao ZhouYonghua SongTao ShuiJie JiangSong Chen
    • H03M1/38
    • H03M1/002H03M1/1215H03M1/124H03M1/167
    • In accordance with the teachings described herein, systems and methods are provided for a time-interleaved pipeline analog to digital converter. An example pipeline analog to digital converter may include passive sampling circuits and a multiplying digital to analog converter circuit. A first passive sampling circuit includes an input terminal coupled to an analog input signal, and outputs a first sample voltage that is responsive to the analog input signal. A second passive sampling circuit includes an input terminal coupled to the analog input signal, and outputs a second sample voltage that is responsive to the analog input signal. The first and second passive sampling circuits are clocked such that the first sample voltage and the second sample voltage are time-interleaved. A multiplying analog to digital converter (MDAC) circuit receives the time-interleaved first and second sample voltages from the first and second passive sampling circuits and processes the time-interleaved first and second sample voltages to generate a residue output voltage.
    • 根据本文描述的教导,为时间交错流水线模数转换器提供了系统和方法。 示例性管线模数转换器可以包括无源采样电路和乘法数模转换器电路。 第一无源采样电路包括耦合到模拟输入信号的输入端,并且输出响应于模拟输入信号的第一采样电压。 第二无源采样电路包括耦合到模拟输入信号的输入端,并且输出响应于模拟输入信号的第二采样电压。 第一和第二无源采样电路被计时,使得第一采样电压和第二采样电压是时间交织的。 乘法模数转换器(MDAC)电路接收来自第一和第二无源采样电路的时间交错的第一和第二采样电压,并处理时间交错的第一和第二采样电压以产生残余输出电压。
    • 3. 发明授权
    • Voltage regulator for high performance RF systems
    • 用于高性能RF系统的稳压器
    • US08331884B1
    • 2012-12-11
    • US12893604
    • 2010-09-29
    • Swee-Ann TeoLawrence TseYonghua Song
    • Swee-Ann TeoLawrence TseYonghua Song
    • H04B1/04H04B1/06
    • H04B1/40H03G3/004
    • A voltage regulator for a radio frequency circuit including a master regulator circuit, a first slave regulator circuit, and a first radio frequency subcircuit. The master regulator circuit is configured to i) receive a reference voltage signal and a feedback signal and ii) output a control voltage signal based on the reference voltage signal and the feedback signal. The first slave regulator circuit is configured to i) receive the control voltage signal and ii) output a first regulated supply voltage signal based on the control voltage signal. The first radio frequency subcircuit is configured to receive the first regulated supply voltage signal. The control voltage signal corresponds to a desired supply voltage for the first radio frequency subcircuit.
    • 一种用于射频电路的电压调节器,包括主调节器电路,第一从调节器电路和第一射频子电路。 主调节器电路被配置为i)接收参考电压信号和反馈信号,以及ii)基于参考电压信号和反馈信号输出控制电压信号。 第一从调节器电路被配置为i)接收控制电压信号,以及ii)基于控制电压信号输出第一稳压电源电压信号。 第一射频分支电路被配置为接收第一稳压电源电压信号。 控制电压信号对应于第一射频子电路的期望电源电压。
    • 5. 发明授权
    • Adaptive timing using clock recovery
    • 使用时钟恢复的自适应时序
    • US08265201B1
    • 2012-09-11
    • US13323480
    • 2011-12-12
    • Hui WangYonghua Song
    • Hui WangYonghua Song
    • H04L27/00H04B1/00H03D3/24
    • H04L27/0014H04L2027/0036H04L2027/0053H04L2027/0065H04L2027/0067H04L2027/0091
    • Circuits and methods are provided for adjusting a frequency of a local clock signal in approximating a frequency of a host clock signal. A phase locked loop generates a local clock signal having a first phase and a first frequency. An offset adjustment circuit receives timing information relating the local clock signal to an incoming data signal and calculates a phase offset and a frequency offset indicative of adjustments to be made to the local clock signal. A first phase interpolator generates a receive clock signal from the local clock signal, the receive clock signal having a second phase and a second frequency responsive to the phase and frequency offsets. A second phase interpolator generates a transmit clock signal from the local clock signal having a third frequency responsive to the frequency offset.
    • 提供电路和方法,用于在近似主机时钟信号的频率时调整本地时钟信号的频率。 锁相环产生具有第一相位和第一频率的本地时钟信号。 偏移调整电路接收与输入数据信号相关的本地时钟信号的定时信息,并计算出相应的偏移和指示对本地时钟信号进行调整的频率偏移。 第一相位内插器从本地时钟信号产生接收时钟信号,接收时钟信号具有响应于相位和频率偏移的第二相位和第二频率。 第二相位插值器响应于频率偏移从具有第三频率的本地时钟信号产生发送时钟信号。
    • 7. 发明授权
    • Auto-zero current sensing amplifier
    • 自动零电流检测放大器
    • US07724596B1
    • 2010-05-25
    • US12209577
    • 2008-09-12
    • Pantas SutardjaYonghua SongBo WangChih-Hsin WangQiang Tang
    • Pantas SutardjaYonghua SongBo WangChih-Hsin WangQiang Tang
    • G11C7/02H03F3/45
    • G11C16/28G11C7/062G11C2207/063
    • A sensing amplifier for a memory cell comprises a selection stage that outputs one of a reference current and a memory cell current during a first period and the other of the reference current and the memory cell current during a second period. The first period and the second period are non-overlapping. An input stage generates a first current based on the one of the reference current and the memory cell current during the first period and generates a second current based on the other of the reference current and the memory cell current during the second period. A sensing stage senses a first value based on the first current and stores the first value during the first period, senses a second value based on the second current during the second period and compares the first value to the second value.
    • 用于存储单元的感测放大器包括选择级,其在第一时段期间输出参考电流和存储单元电流之一,并且在第二时段期间输出参考电流和存储单元电流中的另一个。 第一期与第二期不重叠。 输入级在第一时段期间基于参考电流和存储单元电流之一产生第一电流,并且在第二周期期间基于参考电流和存储单元电流中的另一个产生第二电流。 感测级基于第一电流感测第一值并且在第一周期期间存储第一值,在第二周期期间基于第二电流感测第二值,并将第一值与第二值进行比较。