会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • TFT modulating threshold voltage and flat panel display having the same
    • TFT调制阈值电压和具有相同的平板显示器
    • US20050110017A1
    • 2005-05-26
    • US10992086
    • 2004-11-19
    • Myeong-Seob SoByoung-Deog Choi
    • Myeong-Seob SoByoung-Deog Choi
    • G02F1/1368H01L21/77H01L27/108H01L27/12H01L29/49H01L29/786
    • H01L27/1214H01L29/4908H01L29/78609
    • The invention is directed to a thin film transistor (TFT) that modulates a threshold voltage in a simple manner. In one embodiment a TFT of the present invention also reduces a leakage current in an off state, and guarantees a sufficient threshold voltage margin and a flat panel display having the same are provided. The TFT includes a semiconductor thin film having a channel area and n-type or p-type impurity-doped source and drain areas. A gate electrode is formed in a position corresponding to the channel area. The TFT further includes gate insulating layer, which insulates the semiconductor thin film and the gate electrode. Source and drain electrodes are connected to each of the source and drain areas of the semiconductor thin film. In a TFT configured in this manner, a threshold voltage is modulated by changing a work function difference between the gate electrode and the semiconductor thin film.
    • 本发明涉及以简单的方式调制阈值电压的薄膜晶体管(TFT)。 在一个实施例中,本发明的TFT还减少了处于断开状态的泄漏电流,并且确保了足够的阈值电压裕度,并且提供了具有该漏电流的平板显示器。 TFT包括具有沟道区和n型或p型杂质掺杂源极和漏极区的半导体薄膜。 栅电极形成在与沟道区对应的位置。 TFT还包括使半导体薄膜和栅电极绝缘的栅极绝缘层。 源极和漏极连接到半导体薄膜的源极和漏极区域中的每一个。 在以这种方式配置的TFT中,通过改变栅电极和半导体薄膜之间的功函数差来调制阈值电压。
    • 8. 发明授权
    • Plasma display panel and apparatus and method for driving the same
    • 等离子显示面板及其驱动方法
    • US07274343B2
    • 2007-09-25
    • US10445274
    • 2003-05-23
    • Jun-Hyung KimJin-Sung KimMyeong-Seob SoNam-Sung Jung
    • Jun-Hyung KimJin-Sung KimMyeong-Seob SoNam-Sung Jung
    • G09G3/10G09G3/28
    • G09G3/2965G09G3/2932G09G2300/0408G09G2310/06G09G2330/024G09G2330/06
    • A PDP address driver circuit includes: an inductor coupled to a conductive pattern. A first current applier applyies a current of a first direction to the inductor and the conductive pattern while sustaining a panel capacitor at an address voltage. A discharger generates a resonance between the inductor and the panel capacitor to discharge the panel capacitor to 0V, while the current of the first direction flows to the inductor and the conductive pattern. A second current applier applyies a current of a second direction to the inductor and the conductive pattern while sustaining the panel capacitor at 0V. A charger generates a resonance between the inductor and the panel capacitor to charge the panel capacitor to the address voltage, while the current of the second direction flows to the inductor and the conductive pattern.
    • PDP地址驱动器电路包括:耦合到导电图案的电感器。 第一个当前的施加器将电流和第一方向施加到电感器和导电图案,同时在寻址电压下维持面板电容器。 放电器在电感器和面板电容器之间产生谐振,以将面板电容器放电到0V,而第一方向的电流流向电感器和导电图案。 第二个当前的施加器将电流和第二方向应用于电感器和导电图案,同时将面板电容器维持在0V。 充电器在电感器和面板电容器之间产生谐振,以将面板电容器充电到寻址电压,而第二方向的电流流向电感器和导电图案。
    • 10. 发明授权
    • Thin film transistor, a method for preparing the same and a flat panel display employing the same
    • 薄膜晶体管,其制备方法和采用该薄膜晶体管的平板显示器
    • US07671359B2
    • 2010-03-02
    • US11329865
    • 2006-01-09
    • Min-Chul SuhMyeong-Seob SoJae-Bon KooNam-Choul Yang
    • Min-Chul SuhMyeong-Seob SoJae-Bon KooNam-Choul Yang
    • H01L51/00H01L51/40
    • H01L51/0545H01L51/0051H01L51/0052H01L51/0053H01L51/0062H01L51/0078H01L51/0541H01L51/0583
    • Provided are a thin film transistor, a method for preparing the same and a flat panel display employing the same. The thin film transistor includes a gate electrode, source and drain electrodes insulated from the gate electrode, a semiconductor layer insulated from the gate electrode and electrically connected to the source and drain electrodes, an insulating layer, and a carrier blocking layer interposed between the semiconductor layer and the insulating layer and preventing electrons or holes moving through semiconductor layer from being trapped in the insulating layer. Since the thin film transistor is constructed such that the carrier blocking layer is interposed between the semiconductor layer and the insulating layer, the electrons or holes injected into the semiconductor layer can be prevented from being trapped in the insulating layer, thereby suppressing hysteresis characteristic. In addition, a reliable flat panel display device can be manufactured using the thin film transistor.
    • 提供薄膜晶体管,其制备方法和采用该薄膜晶体管的平板显示器。 薄膜晶体管包括栅电极,与栅电极绝缘的源电极和漏电极,与栅电极绝缘并电连接到源极和漏极的半导体层,绝缘层和插入在半导体之间的载流子阻挡层 层和绝缘层,并且防止移动通过半导体层的电子或空穴被捕获在绝缘层中。 由于薄膜晶体管被构造为使得载流子阻挡层插入在半导体层和绝缘层之间,因此可以防止注入到半导体层中的电子或空穴被捕获在绝缘层中,从而抑制滞后特性。 此外,可以使用薄膜晶体管制造可靠的平板显示装置。