专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09015405B2 Method and system for encoding data for storage in a memory array 有权
标题翻译：用于编码存储在存储器阵列中的数据的方法和系统
公开(公告)号：US09015405B2
公开(公告)日：2015-04-21
申请号：US13805169
申请日：2010-06-29
申请人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi , Pascal Vontobel
发明人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi , Pascal Vontobel
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28 , G11C11/24 , G11C7/00 , G11C7/10 , G11C13/00 , G11C16/08 , G11C11/16 , G06F11/10 , G11C16/34
CPC分类号： G06F12/00 , G06F11/1008 , G11C7/1006 , G11C11/16 , G11C13/0007 , G11C13/0069 , G11C16/08 , G11C16/3418 , G11C2213/71 , G11C2213/77
摘要： A method of storing data into a memory array converts an input string into a first binary array with (m−1) rows and (n−1) columns. A second binary array with m rows and n columns in an encoded bit pattern is then generated from the first binary array. The second binary array in the encoded bit pattern has at most n/2 1's in each row and at most m/2 1's in each column, and the m-th row and an n-th column contain information for decoding other entries of the second binary array. The encoded bit pattern of the second binary array is then stored into corresponding memory devices of the memory array.
摘要翻译：将数据存储到存储器阵列中的方法将输入串转换为具有（m-1）行和（n-1）列的第一二进制数组。然后从第一个二进制数组生成第二个二进制数组，其中m行和n列位于编码位模式中。编码比特模式中的第二个二进制数组在每行中至多有n / 2 1，每列最多有m / 2 1，第m行和第n列包含用于解码第二个二进制数组。然后将第二二进制数组的编码位模式存储到存储器阵列的相应存储器件中。

2. 发明授权

US08407560B2 Systems and methods for encoding information for storage in an electronic memory and for decoding encoded information retrieved from an electronic memory 有权
标题翻译：用于编码用于存储在电子存储器中的信息并用于解码从电子存储器检索的编码信息的系统和方法
公开(公告)号：US08407560B2
公开(公告)日：2013-03-26
申请号：US12836405
申请日：2010-07-14
申请人： Erik Ordentlich , Ron M. Roth , Pascal Vontobel
发明人： Erik Ordentlich , Ron M. Roth , Pascal Vontobel
IPC分类号： G11C29/00 , H03M13/00 , G06F11/00
CPC分类号： G06F11/1028 , G11C7/1006 , G11C13/0007 , G11C13/004 , G11C13/0069 , H03M13/13
摘要： Method and system embodiments of the present invention are directed to encoding information in ways that are compatible with constraints associated with electrical-resistance-based memories and useful in other, similarly constrained applications, and to decoding the encoded information. One embodiment of the present invention encodes k information bits and writes the encoded k information bits to an electronic memory, the method comprising systematically encoding the k information bits to produce a vector codeword, with additional parity bits so that the codeword is resilient to bit-transition errors that may occur during storage of the codeword in, and retrieval of the codeword from, the electronic memory, ensuring that the codeword does not violate a weight constraint, and writing the codeword to the electronic memory.
摘要翻译：本发明的方法和系统实施例涉及以与基于电阻的存储器相关联的约束兼容的方式对信息进行编码，并且在其他类似的约束应用中有用，并对编码的信息进行解码。本发明的一个实施例对k个信息比特进行编码，并将编码的k个信息比特写入电子存储器，该方法包括系统地编码k个信息比特以产生具有附加奇偶校验位的向量码字，可能在代码字存储期间发生的转换错误，以及从电子存储器检索码字，确保码字不违反权重约束，以及将码字写入电子存储器。

3. 发明申请

US20130097396A1 METHOD AND SYSTEM FOR ENCODING DATA FOR STORAGE IN A MEMORY ARRAY 有权
标题翻译：用于编码存储器阵列中的数据的方法和系统
公开(公告)号：US20130097396A1
公开(公告)日：2013-04-18
申请号：US13805169
申请日：2010-06-29
申请人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi , Pascal Vontobel
发明人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi , Pascal Vontobel
IPC分类号： G06F12/00
CPC分类号： G06F12/00 , G06F11/1008 , G11C7/1006 , G11C11/16 , G11C13/0007 , G11C13/0069 , G11C16/08 , G11C16/3418 , G11C2213/71 , G11C2213/77
摘要： A method of storing data into a memory array converts an input string into a first binary array with (m−1) rows and (n−1) columns. A second binary array with m rows and n columns in an encoded bit pattern is then generated from the first binary array. The second binary array in the encoded bit pattern has at most n/2 1's in each row and at most m/2 1's in each column, and the m-th row and an n-th column contain information for decoding other entries of the second binary array. The encoded bit pattern of the second binary array is then stored into corresponding memory devices of the memory array.
摘要翻译：将数据存储到存储器阵列中的方法将输入串转换为具有（m-1）行和（n-1）列的第一二进制数组。然后从第一个二进制数组生成第二个二进制数组，其中m行和n列位于编码位模式中。编码比特模式中的第二个二进制数组在每行中至多有n / 2 1，每列最多有m / 2 1，第m行和第n列包含用于解码第二个二进制数组。然后将第二二进制数组的编码位模式存储到存储器阵列的相应存储器件中。

4. 发明申请

US20120017136A1 SYSTEMS AND METHODS FOR ENCODING INFORMATION FOR STORAGE IN AN ELECTRONIC MEMORY AND FOR DECODING ENCODED INFORMATION RETRIEVED FROM AN ELECTRONIC MEMORY 有权
标题翻译：用于编码电子存储器存储信息和解码从电子存储器检索的编码信息的系统和方法
公开(公告)号：US20120017136A1
公开(公告)日：2012-01-19
申请号：US12836405
申请日：2010-07-14
申请人： Erik Ordentlich , Ron M. Roth , Pascal Vontobel
发明人： Erik Ordentlich , Ron M. Roth , Pascal Vontobel
IPC分类号： H03M13/05 , G06F11/10
CPC分类号： G06F11/1028 , G11C7/1006 , G11C13/0007 , G11C13/004 , G11C13/0069 , H03M13/13
摘要： Method and system embodiments of the present invention are directed to encoding information in ways that are compatible with constraints associated with electrical-resistance-based memories and useful in other, similarly constrained applications, and to decoding the encoded information. One embodiment of the present invention encodes k information bits and writes the encoded k information bits to an electronic memory, the method comprising systematically encoding the k information bits to produce a vector codeword, with additional parity bits so that the codeword is resilient to bit-transition errors that may occur during storage of the codeword in, and retrieval of the codeword from, the electronic memory, ensuring that the codeword does not violate a weight constraint, and writing the codeword to the electronic memory.
摘要翻译：本发明的方法和系统实施例涉及以与基于电阻的存储器相关联的约束兼容的方式对信息进行编码，并且在其他类似的约束应用中有用，并对编码的信息进行解码。本发明的一个实施例对k个信息比特进行编码，并将编码的k个信息比特写入电子存储器，该方法包括系统地编码k个信息比特以产生具有附加奇偶校验位的向量码字，可能在代码字存储期间发生的转换错误，以及从电子存储器检索码字，确保码字不违反权重约束，以及将码字写入电子存储器。

5. 发明授权

US08880782B2 Memory array including multi-state memory devices 有权
标题翻译：存储阵列包括多状态存储器件
公开(公告)号：US08880782B2
公开(公告)日：2014-11-04
申请号：US13277837
申请日：2011-10-20
申请人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
发明人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
IPC分类号： G06F12/00 , G11C13/00 , G11C11/56 , G11C7/10 , G11C16/00
CPC分类号： G11C16/00 , G11C7/1006 , G11C11/56 , G11C11/5628 , G11C11/5642 , G11C11/5685 , G11C13/004 , G11C13/0069
摘要： A data storage system including a memory array including a plurality of memory devices programmable in greater than two states. A memory control module may control operations of the memory array, and an encoder module may encode input data for storing to the memory array. The memory array may be an m×n memory array, and the memory control module may control operations of storing data to and retrieving data from the memory array.
摘要翻译：一种数据存储系统，包括存储器阵列，所述存储器阵列包括可在大于两个状态下编程的多个存储器件。存储器控制模块可以控制存储器阵列的操作，并且编码器模块可以编码用于存储到存储器阵列的输入数据。存储器阵列可以是m×n个存储器阵列，并且存储器控制模块可以控制将数据存储到存储器阵列中并从存储器阵列检索数据的操作。

6. 发明申请

US20130262759A1 Minimized Half-Select Current in Multi-State Memories 有权
标题翻译：在多状态记忆中最小化半选择电流
公开(公告)号：US20130262759A1
公开(公告)日：2013-10-03
申请号：US13438438
申请日：2012-04-03
申请人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
发明人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
IPC分类号： G06F12/08
CPC分类号： G11C16/10 , G06F11/1008 , G11C7/1006 , G11C11/56 , G11C11/5678 , G11C11/5685 , G11C13/0004 , G11C13/0007
摘要： A multi-state memory system with encoding that minimizes half-select currents. The system includes an array of row and column conductors with a plurality of storage cells each capable of being placed into any of three or more physical states. An encoder is connected to receive data bits for storage and to apply activation signals to the row and column conductors to write information to the storage cells. The encoder is programmed to encode the data bits into entries in an array having one row corresponding with each row conductor and one column corresponding with each column conductor; select entries in the array according to half-select currents of the storage cells; apply a predetermined one-dimensional mapping that increases the value of at most one entry in the array to obtain a mapped array; and write entries of the mapped array into the storage cells.
摘要翻译：具有最小化半选择电流的编码的多状态存储器系统。该系统包括具有多个存储单元的行和列导体的阵列，每个存储单元能够被置于三个或更多个物理状态中的任何一个中。连接编码器以接收用于存储的数据位，并将激活信号施加到行和列导体以将信息写入存储单元。编码器被编程为将数据位编码为具有与每行导体相对应的一行的阵列中的条目和与每个列导体相对应的一列; 根据存储单元的半选择电流选择阵列中的条目; 应用增加阵列中至多一个条目的值以获得映射数组的预定一维映射; 并将映射的阵列的条目写入存储单元。

7. 发明申请

US20130103888A1 MEMORY ARRAY INCLUDING MULTI-STATE MEMORY DEVICES 有权
标题翻译：内存阵列，包括多状态存储器件
公开(公告)号：US20130103888A1
公开(公告)日：2013-04-25
申请号：US13277837
申请日：2011-10-20
申请人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
发明人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
IPC分类号： G06F12/00
CPC分类号： G11C16/00 , G11C7/1006 , G11C11/56 , G11C11/5628 , G11C11/5642 , G11C11/5685 , G11C13/004 , G11C13/0069
摘要： A data storage system including a memory array including a plurality of memory devices programmable in greater than two states. A memory control module may control operations of the memory array, and an encoder module may encode input data for storing to the memory array. The memory array may be an m×n memory array, and the memory control module may control operations of storing data to and retrieving data from the memory array.
摘要翻译：一种数据存储系统，包括存储器阵列，所述存储器阵列包括可在大于两个状态下编程的多个存储器件。存储器控制模块可以控制存储器阵列的操作，并且编码器模块可以编码用于存储到存储器阵列的输入数据。存储器阵列可以是m×n个存储器阵列，并且存储器控制模块可以控制将数据存储到存储器阵列中并从存储器阵列检索数据的操作。

8. 发明申请

US20130100727A1 OVERWRITING A MEMORY ARRAY 有权
标题翻译：重写内存阵列
公开(公告)号：US20130100727A1
公开(公告)日：2013-04-25
申请号：US13278882
申请日：2011-10-21
申请人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
发明人： Erik Ordentlich , Ron M. Roth , Gadiel Seroussi
IPC分类号： G11C7/00 , G11C11/00
CPC分类号： G11C11/56 , G11C11/5628
摘要： A data storage system including a memory array including a plurality of memory devices programmable in greater than two states. A read/write control module may overwrite data in the memory array without violating a constraint during the overwrite process. The memory array may be an m×n memory array.
摘要翻译：一种数据存储系统，包括存储器阵列，所述存储器阵列包括可在大于两个状态下编程的多个存储器件。读/写控制模块可以覆盖存储器阵列中的数据，而不会在覆盖过程中违反约束。存储器阵列可以是m×n个存储器阵列。

9. 发明申请

US20120087381A1 APPROXIMATE ENUMERATIVE CODING METHOD AND APPARATUS 有权
标题翻译：近似的编码方法和装置
公开(公告)号：US20120087381A1
公开(公告)日：2012-04-12
申请号：US13258394
申请日：2009-06-26
申请人： Erik Ordentlich , Ron M. Roth
发明人： Erik Ordentlich , Ron M. Roth
IPC分类号： H04J3/00
CPC分类号： H03M5/145
摘要： An approximate enumerative coding method (100, 200) and apparatus (300) employ a cardinality-approximating (C-A) lower bound in mapping a message M to a 2-dimensional (2-D) codeword array that satisfies a 2-D constraint. The method (100) includes encoding the message M as a codeword array X using an encoder apparatus. The encoding determines entries in a codeword array X using the C-A lower bound. The C-A lower bound is a function of several terms, namely a memory term k, a cardinality of a set of sequences satisfying a horizontal constraint, a columnar extension probability of the 2-D constraint, and a non-negative constant that is a function of the columnar extension probability. The apparatus (300) includes an encoder processor (310), memory (320) and a computer program (330) stored in the memory (320) and executed by the encoder processor (310).
摘要翻译：近似枚举编码方法（100,200）和装置（300）在将消息M映射到满足2-D约束的二维（2-D）码字阵列时采用基数近似（C-A）下限。方法（100）包括使用编码器装置将消息M编码为码字阵列X. 编码使用C-A下限确定码字阵列X中的条目。 CA下限是几个项的函数，即存储项k，满足水平约束的一组序列的基数，2-D约束的列扩展概率和作为函数的非负常数的柱状扩展概率。装置（300）包括编码器处理器（310），存储器（320）和存储在存储器（320）中并由编码器处理器（310）执行的计算机程序（330）。

10. 发明授权

US06175317B1 Two-dimensional DC-free encoder and decoder 有权
标题翻译：二维无DC编码器和解码器
公开(公告)号：US06175317B1
公开(公告)日：2001-01-16
申请号：US09360855
申请日：1999-07-24
申请人： Erik Ordentlich , Ron M. Roth
发明人： Erik Ordentlich , Ron M. Roth
IPC分类号： H03M500
CPC分类号： G11C7/1006 , G11B20/1803 , G11C7/02 , H03M13/31
摘要： A message is encoded into an array, which is an element of a constrained array set. The message is encoded by considering candidates for each entry (e.g., column, bit) of the array. The candidates have a predetermined ordering. For each candidate that is considered, a lower bound is determined. The lower bound indicates a number of set elements including both the candidate being considered and previously selected candidates of the array. An entry is filled with a candidate based upon the value of the lower bound relative to an intermediate message. The intermediate message is initially equal to the message being encoded, and is updated after each column of the array has been filled.
摘要翻译：消息被编码为数组，它是受限阵列集的一个元素。通过考虑阵列的每个条目（例如，列，位）的候选来编码该消息。候选人有预定的顺序。对于所考虑的每个候选人，确定下限。下限表示包括所考虑的候选者和阵列的先前选择的候选者的设定元素的数量。基于相对于中间消息的下限的值来填充条目。中间消息最初等于正被编码的消息，并且在数组的每一列已被填充之后被更新。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式