会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Single ended sensing circuits for signal lines
    • 用于信号线的单端感测电路
    • US09281023B2
    • 2016-03-08
    • US14146793
    • 2014-01-03
    • International Business Machines Corporation
    • Igor ArsovskiTravis R. Hebig
    • G11C7/08G11C7/12G11C7/06G11C15/04
    • G11C7/08G11C7/067G11C7/12G11C15/04G11C2207/002
    • Disclosed are single-ended sensing circuits. Each of the sensing circuits comprises at least a sense amplifier connected to a sense node, an isolation field effect transistor (FET) connected in series between the sense node and a signal line node, and a pre-charged device connected to the sense node. In order to achieve a relatively fast pre-charge of both the sense and signal line nodes and to also achieve a relatively fast and accurate sense of the sense node, the single-ended circuits further incorporate a variable reference voltage generator connected to the gate of the isolation FET for selectively applying different reference voltages to the gate during pre-charging and sensing operations, respectively, and/or a second pre-charge device connected to the signal line node for facilitating pre-charging of that signal line node.
    • 公开了单端感测电路。 每个感测电路至少包括连接到感测节点的读出放大器,串联连接在感测节点和信号线节点之间的隔离场效应晶体管(FET)以及连接到感测节点的预充电器件。 为了实现感测和信号线路节点的相对较快的预充电并且还实现感测节点的相对快速和准确的感测,单端电路还包括连接到门极的可变参考电压发生器 隔离FET分别用于在预充电和感测操作期间选择性地将不同的参考电压施加到栅极,和/或连接到信号线节点的第二预充电器件用于促进该信号线节点的预充电。
    • 3. 发明授权
    • Leakage reduction in output driver circuits
    • 输出驱动电路的漏电减少
    • US09088277B2
    • 2015-07-21
    • US14074926
    • 2013-11-08
    • International Business Machines Corporation
    • Igor ArsovskiTravis R. Hebig
    • H03K19/0175H03K19/096H03K19/0944H03K19/00H03K5/135
    • H03K19/0013H03K5/135H03K19/0944H03K19/0963
    • An output driver circuit may include a electrically conductive medium, an output logic inverter having a first switch adapted to couple a first positive supply voltage to the electrically conductive medium and a second switch adapted to couple a ground supply voltage to the conductive medium. A first biasing network includes a first input that is coupled to the conductive medium, a second input that receives a clock signal, and a first output that is adapted to couple a second positive supply voltage to each input of the first and the second switch. Based on the second switch coupling the conductive medium to the ground supply voltage and the received clock signal generating a logic low, the biasing network reverse biases the first switch by coupling the second positive supply voltage to the respective input of the first switch causing a leakage current reduction in the first switch.
    • 输出驱动器电路可以包括导电介质,输出逻辑反相器,其具有适于将第一正电源电压耦合到导电介质的第一开关和适于将接地电源电压耦合到导电介质的第二开关。 第一偏置网络包括耦合到导电介质的第一输入端,接收时钟信号的第二输入端和适于将第二正电源电压耦合到第一和第二开关的每个输入端的第一输出端。 基于将导电介质耦合到接地电源电压并且接收的时钟信号产生逻辑低的第二开关,偏置网络通过将第二正电源电压耦合到第一开关的相应输入端而产生泄漏来反向偏置第一开关,导致泄漏 当前减少了第一个开关。
    • 4. 发明申请
    • LEAKAGE REDUCTION IN OUTPUT DRIVER CIRCUITS
    • 输出驱动电路中的泄漏减少
    • US20150130510A1
    • 2015-05-14
    • US14074926
    • 2013-11-08
    • International Business Machines Corporation
    • Igor ArsovskiTravis R. Hebig
    • H03K19/00H03K19/0944
    • H03K19/0013H03K5/135H03K19/0944H03K19/0963
    • An output driver circuit may include a electrically conductive medium, an output logic inverter having a first switch adapted to couple a first positive supply voltage to the electrically conductive medium and a second switch adapted to couple a ground supply voltage to the conductive medium. A first biasing network includes a first input that is coupled to the conductive medium, a second input that receives a clock signal, and a first output that is adapted to couple a second positive supply voltage to each input of the first and the second switch. Based on the second switch coupling the conductive medium to the ground supply voltage and the received clock signal generating a logic low, the biasing network reverse biases the first switch by coupling the second positive supply voltage to the respective input of the first switch causing a leakage current reduction in the first switch.
    • 输出驱动器电路可以包括导电介质,输出逻辑反相器,其具有适于将第一正电源电压耦合到导电介质的第一开关和适于将接地电源电压耦合到导电介质的第二开关。 第一偏置网络包括耦合到导电介质的第一输入端,接收时钟信号的第二输入端和适于将第二正电源电压耦合到第一和第二开关的每个输入端的第一输出端。 基于将导电介质耦合到接地电源电压并且接收的时钟信号产生逻辑低的第二开关,偏置网络通过将第二正电源电压耦合到第一开关的相应输入端而产生泄漏来反向偏置第一开关,导致泄漏 当前减少了第一个开关。
    • 7. 发明授权
    • Level shifter for a time-varying input
    • 电平移位器用于时变输入
    • US09287873B2
    • 2016-03-15
    • US14463829
    • 2014-08-20
    • International Business Machines Corporation
    • Derick G. BehrendsTodd A. ChristensenTravis R. HebigMichael Launsbach
    • H03K19/018H03K19/0185
    • H03K19/018521G06F17/5063G06F17/5081G06F2217/78
    • A level shifter circuit for coupling a first circuit, that uses a first supply voltage, with a second circuit, that uses a second supply voltage, includes an input node to receive an input signal and an output node to output to a level-shifted output signal corresponding with the input signal. An idle state on the input node corresponds with a particular binary logic value that is maintained for a first time period, and which is detected by a detection sub-circuit. Further, the level shifter circuit includes a first inverter that uses the second supply voltage, and has a feedback path between the input and output of the first inverter. The feedback path includes a first resistive element and a first transmission gate. The first transmission gate is configurable to open the feedback path when the detection sub-circuit detects an idle state on the input node of the level shifter circuit.
    • 用于将使用第一电源电压的第一电路与使用第二电源电压的第二电路耦合的电平移动器电路包括用于接收输入信号的输入节点和输出到电平移位输出的输出节点 信号与输入信号对应。 输入节点上的空闲状态对应于由第一时间段维持的特定二进制逻辑值,并由检测子电路检测。 此外,电平移位器电路包括使用第二电源电压的第一反相器,并且在第一反相器的输入和输出之间具有反馈路径。 反馈路径包括第一电阻元件和第一传输门。 当检测子电路检测到电平移位器电路的输入节点上的空闲状态时,第一传输门可配置为打开反馈路径。
    • 10. 发明申请
    • LEVEL SHIFTER FOR A TIME-VARYING INPUT
    • 等级变换器用于时变输入
    • US20150349778A1
    • 2015-12-03
    • US14293074
    • 2014-06-02
    • International Business Machines Corporation
    • Derick G. BehrendsTodd A. ChristensenTravis R. HebigMichael Launsbach
    • H03K19/0185G06F17/50
    • H03K19/018521G06F17/5063G06F17/5081G06F2217/78
    • A level shifter circuit for coupling a first circuit, that uses a first supply voltage, with a second circuit, that uses a second supply voltage, includes an input node to receive an input signal and an output node to output to a level-shifted output signal corresponding with the input signal. An idle state on the input node corresponds with a particular binary logic value that is maintained for a first time period, and which is detected by a detection sub-circuit. Further, the level shifter circuit includes a first inverter that uses the second supply voltage, and has a feedback path between the input and output of the first inverter. The feedback path includes a first resistive element and a first transmission gate. The first transmission gate is configurable to open the feedback path when the detection sub-circuit detects an idle state on the input node of the level shifter circuit.
    • 用于将使用第一电源电压的第一电路与使用第二电源电压的第二电路耦合的电平移动器电路包括用于接收输入信号的输入节点和输出到电平移位输出的输出节点 信号与输入信号对应。 输入节点上的空闲状态对应于由第一时间段维持的特定二进制逻辑值,并由检测子电路检测。 此外,电平移位器电路包括使用第二电源电压的第一反相器,并且在第一反相器的输入和输出之间具有反馈路径。 反馈路径包括第一电阻元件和第一传输门。 当检测子电路检测到电平移位器电路的输入节点上的空闲状态时,第一传输门可配置为打开反馈路径。