会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Gated III-V semiconductor structure and method
    • 门III-V半导体结构及方法
    • US09299821B2
    • 2016-03-29
    • US13389127
    • 2011-06-22
    • James R. ShealyRichard Brown
    • James R. ShealyRichard Brown
    • H01L21/02H01L29/778H01L23/29H01L29/66H01L23/31H01L29/10H01L29/20
    • H01L29/778H01L21/02381H01L23/291H01L23/3171H01L29/1066H01L29/2003H01L29/66431H01L29/66462H01L29/7786H01L2924/0002H01L2924/00
    • A gated III-V semiconductor structure and a method for fabricating the gated III-V semiconductor structure includes a threshold modifying dopant region within a III-V semiconductor barrier layer at the base of an aperture through a passivation layer that otherwise passivates the III-V semiconductor barrier layer. The passivation layer, which may comprise an aluminum-silicon nitride material, has particular bandgap and permittivity properties that provide for enhanced performance of a III-V semiconductor device that derives from the III-V semiconductor structure absent a field plate. The threshold modifying dopant region provides the possibility for forming both an enhancement mode gated III-V semiconductor structure and a depletion mode III-V semiconductor structure on the same substrate. The threshold modifying dopant region when comprising a magnesium (Mg) threshold modifying dopant may be incorporated into the gates III-V semiconductor structure using a dicyclopentadienyl magnesium (Cp2Mg) vapor diffusion method or a magnesium-silicon nitride (MgSiN) solid state diffusion method.
    • 门III-V半导体结构和用于制造栅极III-V半导体结构的方法包括在通过钝化层的孔底部的III-V半导体阻挡层内的阈值修改掺杂剂区域,否则钝化层III-V 半导体阻挡层。 可以包括铝 - 氮化硅材料的钝化层具有特定的带隙和介电常数特性,其提供了不存在场板的III-V半导体结构的III-V半导体器件的增强的性能。 阈值修改掺杂剂区域提供在同一衬底上形成增强模式门控III-V半导体结构和耗尽型III-V半导体结构的可能性。 使用二环戊二烯基镁(Cp2Mg)蒸气扩散法或镁 - 氮化硅(MgSiN)固态扩散法可以将包含镁(Mg)阈值修饰掺杂剂的阈值修饰掺杂剂区域结合到栅极III-V半导体结构中。
    • 6. 发明申请
    • GATED III-V SEMICONDUCTOR STRUCTURE AND METHOD
    • GATED III-V半导体结构与方法
    • US20130153963A1
    • 2013-06-20
    • US13389127
    • 2011-06-22
    • James R. ShealyRichard Brown
    • James R. ShealyRichard Brown
    • H01L29/778H01L29/66
    • H01L29/778H01L21/02381H01L23/291H01L23/3171H01L29/1066H01L29/2003H01L29/66431H01L29/66462H01L29/7786H01L2924/0002H01L2924/00
    • A gated III-V semiconductor structure and a method for fabricating the gated III-V semiconductor structure includes a threshold modifying dopant region within a III-V semiconductor barrier layer at the base of an aperture through a passivation layer that otherwise passivates the III-V semiconductor barrier layer. The passivation layer, which may comprise an aluminum-silicon nitride material, has particular bandgap and permittivity properties that provide for enhanced performance of a III-V semiconductor device that derives from the III-V semiconductor structure absent a field plate. The threshold modifying dopant region provides the possibility for forming both an enhancement mode gated III-V semiconductor structure and a depletion mode III-V semiconductor structure on the same substrate. The threshold modifying dopant region when comprising a magnesium (Mg) threshold modifying dopant may be incorporated into the gates III-V semiconductor structure using a dicyclopentadienyl magnesium (Cp2Mg) vapor diffusion method or a magnesium-silicon nitride (MgSiN) solid state diffusion method.
    • 门III-V半导体结构和用于制造栅极III-V半导体结构的方法包括在通过钝化层的孔底部的III-V半导体阻挡层内的阈值修改掺杂剂区域,否则钝化层III-V 半导体阻挡层。 可以包括铝 - 氮化硅材料的钝化层具有特定的带隙和介电常数特性,其提供了不存在场板的III-V半导体结构的III-V半导体器件的增强的性能。 阈值修改掺杂剂区域提供在同一衬底上形成增强模式门控III-V半导体结构和耗尽型III-V半导体结构的可能性。 使用二环戊二烯基镁(Cp2Mg)蒸气扩散法或镁 - 氮化硅(MgSiN)固态扩散法可以将包含镁(Mg)阈值修饰掺杂剂的阈值修饰掺杂剂区域结合到栅极III-V半导体结构中。