专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08627448B2 Selective invalidation of packet filtering results 有权
标题翻译：包过滤结果的选择性无效
公开(公告)号：US08627448B2
公开(公告)日：2014-01-07
申请号：US12938090
申请日：2010-11-02
申请人： Jose Renato Santos , Yoshio Turner , John Wickeraad
发明人： Jose Renato Santos , Yoshio Turner , John Wickeraad
IPC分类号： G06F9/00
CPC分类号： H04L63/0263
摘要： Example embodiments relate to selective invalidation of packet filtering cache results based on rule priority. In example embodiments, a network node determines whether a rule identifier included in a cache entry of a cache of results of a packet filtering rule set is of a higher priority than a highest priority rule corresponding to a rule set version identifier included in the cache entry. If so, the network node may apply an action included in the cache entry.
摘要翻译：示例性实施例涉及基于规则优先级的分组过滤高速缓存结果的选择性无效。在示例实施例中，网络节点确定包过滤规则集的结果的高速缓存的高速缓存条目中包括的规则标识符是否高于与包括在高速缓存条目中的规则集版本标识符相对应的最高优先级规则。如果是，则网络节点可以应用包括在高速缓存条目中的动作。

2. 发明申请

US20120110656A1 SELECTIVE INVALIDATION OF PACKET FILTERING RESULTS 有权
标题翻译：分组筛选结果的选择性无效
公开(公告)号：US20120110656A1
公开(公告)日：2012-05-03
申请号：US12938090
申请日：2010-11-02
申请人： Jose Renato Santos , Yoshio Turner , John Wickeraad
发明人： Jose Renato Santos , Yoshio Turner , John Wickeraad
IPC分类号： G06F21/20
CPC分类号： H04L63/0263
摘要： Example embodiments relate to selective invalidation of packet filtering cache results based on rule priority. In example embodiments, a network node determines whether a rule identifier included in a cache entry of a cache of results of a packet filtering rule set is of a higher priority than a highest priority rule corresponding to a rule set version identifier included in the cache entry. If so, the network node may apply an action included in the cache entry.
摘要翻译：示例性实施例涉及基于规则优先级的分组过滤高速缓存结果的选择性无效。在示例实施例中，网络节点确定包过滤规则集的结果的高速缓存的高速缓存条目中包括的规则标识符是否高于与包括在高速缓存条目中的规则集版本标识符相对应的最高优先级规则。如果是，则网络节点可以应用包括在高速缓存条目中的动作。

3. 发明申请

US20110271014A1 DIRECT I/O DEVICE ACCESS BY A VIRTUAL MACHINE WITH MEMORY MANAGED USING MEMORY DISAGGREGATION 有权
标题翻译：使用存储器分解管理的虚拟机进行直接I / O设备访问
公开(公告)号：US20110271014A1
公开(公告)日：2011-11-03
申请号：US12769897
申请日：2010-04-29
申请人： Yoshio Turner , Jose Renato Santos , Jichuan Chang
发明人： Yoshio Turner , Jose Renato Santos , Jichuan Chang
IPC分类号： G06F13/28 , G06F12/10 , G06F12/00
CPC分类号： G06F12/1081
摘要： Illustrated is a system and method for identifying a memory page that is accessible via a common physical address, the common physical address simultaneously accessed by a hypervisor remapping the physical address to a machine address, and the physical address used as part of a DMA operation generated by an I/O device that is programmed by a VM. It also includes transmitting data associated with the memory page as part of a memory disaggregation regime, the memory disaggregation regime to include an allocation of an additional memory page, on a remote memory device, to which the data will be written. It further includes updating a P2M translation table associated with the hypervisor, and an IOMMU translation table associated with the I/O device, to reflect a mapping from the physical address to a machine address associated with the remote memory device and used to identify the additional memory page.
摘要翻译：示出了用于识别可通过公共物理地址访问的存储器页面的系统和方法，由管理程序同时访问的公共物理地址将物理地址重新映射到机器地址，以及用作生成的DMA操作的一部分使用的物理地址通过由VM编程的I / O设备。它还包括发送与存储器页相关联的数据作为存储器分解方案的一部分，该存储器分解方案包括在要写入数据的远程存储器设备上的附加存储器页的分配。它还包括更新与管理程序相关联的P2M转换表和与I / O设备相关联的IOMMU转换表，以反映从物理地址到与远程存储器设备相关联的机器地址的映射，并用于标识附加记忆页。

4. 发明授权

US07512066B2 Congestion control system 有权
标题翻译：拥塞控制系统
公开(公告)号：US07512066B2
公开(公告)日：2009-03-31
申请号：US10814073
申请日：2004-03-30
申请人： Jose Renato Santos , Yoshio Turner , Gopalakrishnan Janakiraman
发明人： Jose Renato Santos , Yoshio Turner , Gopalakrishnan Janakiraman
IPC分类号： G06F11/00 , G06F15/16 , H04L12/56
CPC分类号： H04L47/27 , H04L47/10 , H04L47/26 , H04L47/29
摘要： According to the present invention, there is provided a method for controlling congestion in a communications network, the method including receiving congestion feedback data relating to said network, adjusting at least one of a window limit and a rate limit based on said congestion feedback data and injecting data packets onto said network according to said window limit and said rate limit.
摘要翻译：根据本发明，提供了一种用于控制通信网络中的拥塞的方法，所述方法包括：接收与所述网络相关的拥塞反馈数据，基于所述拥塞反馈数据调整窗口限制和速率限制中的至少一个，以及根据所述窗口限制和所述速率限制将数据分组注入所述网络。

5. 发明授权

US08086765B2 Direct I/O device access by a virtual machine with memory managed using memory disaggregation 有权
标题翻译：通过使用内存分解管理的内存的虚拟机进行直接I / O设备访问
公开(公告)号：US08086765B2
公开(公告)日：2011-12-27
申请号：US12769897
申请日：2010-04-29
申请人： Yoshio Turner , Jose Renato Santos , Jichuan Chang
发明人： Yoshio Turner , Jose Renato Santos , Jichuan Chang
IPC分类号： G06F3/00 , G06F13/28 , G06F5/00 , G06F13/12 , G06F13/38 , G06F13/36
CPC分类号： G06F12/1081
摘要： Illustrated is a system and method for identifying a memory page that is accessible via a common physical address, the common physical address simultaneously accessed by a hypervisor remapping the physical address to a machine address, and the physical address used as part of a DMA operation generated by an I/O device that is programmed by a VM. It also includes transmitting data associated with the memory page as part of a memory disaggregation regime, the memory disaggregation regime to include an allocation of an additional memory page, on a remote memory device, to which the data will be written. It further includes updating a P2M translation table associated with the hypervisor, and an IOMMU translation table associated with the I/O device, to reflect a mapping from the physical address to a machine address associated with the remote memory device and used to identify the additional memory page.
摘要翻译：示出了用于识别可通过公共物理地址访问的存储器页面的系统和方法，由管理程序同时访问的公共物理地址将物理地址重新映射到机器地址，以及用作生成的DMA操作的一部分使用的物理地址通过由VM编程的I / O设备。它还包括发送与存储器页相关联的数据作为存储器分解方案的一部分，该存储器分解方案包括在要写入数据的远程存储器设备上的附加存储器页的分配。它还包括更新与管理程序相关联的P2M转换表和与I / O设备相关联的IOMMU转换表，以反映从物理地址到与远程存储器设备相关联的机器地址的映射，并用于标识附加记忆页。

6. 发明授权

US07920476B2 Network congestion control 有权
标题翻译：网络拥塞控制
公开(公告)号：US07920476B2
公开(公告)日：2011-04-05
申请号：US10680911
申请日：2003-10-08
申请人： Yoshio Turner , Gopalakrishnan Janakiraman , Jose Renato Santos
发明人： Yoshio Turner , Gopalakrishnan Janakiraman , Jose Renato Santos
IPC分类号： G08C15/00
CPC分类号： H04L47/10 , H04L47/263 , Y02D50/10
摘要： A network controls congestion by monitoring how well packets are actually being received at their respective dataflow destinations. The destination nodes are outfitted with a monitor that returns an acknowledgement (ACK) datapacket to the source node for each reception. The return ACK datapackets are marked according to whether congestion was encountered in the delivery to the destination. If so, a rate limiter at the source node is signaled to slow down the data injection rate. If not, the rate limiter is signaled to dial up the injection rate. Several dataflows can be independently and simultaneously controlled this way.
摘要翻译：网络通过监视在其各自的数据流目的地实际接收分组的情况来控制拥塞。目的地节点配备有监视器，该监视器向每个接收的源节点返回确认（ACK）数据包。根据是否在到达目的地的传送中遇到拥塞而标记返回的ACK数据包。如果是这样，则在源节点处的速率限制器被发出信号以减慢数据注入速率。如果没有，速率限制器用信号通知拨号速率。可以以这种方式独立和同时地控制几个数据流。

7. 发明授权

US07698402B2 Method and apparatus for enhanced design of multi-tier systems 有权
标题翻译：多层系统增强设计的方法和装置
公开(公告)号：US07698402B2
公开(公告)日：2010-04-13
申请号：US10882597
申请日：2004-06-30
申请人： Jose Renato Santos , Gopalakrishnan Janakiraman , Yoshio Turner
发明人： Jose Renato Santos , Gopalakrishnan Janakiraman , Yoshio Turner
IPC分类号： G06F15/16 , G06F15/173
CPC分类号： G06F11/008 , G06F11/20
摘要： A system and method for performing enhanced modeling of multi-tiered architectures is presented. The system and method enable selection of a preferred design for a multi-tiered architecture of components based on a set of established criteria, and may employ certain vectors and functions in component attributes, and such attributes may include scalability and scope of fault attributes.
摘要翻译：提出了一种用于执行多层架构的增强建模的系统和方法。该系统和方法使得能够基于一组已建立的标准来选择组件的多层架构的优选设计，并且可以在组件属性中使用某些向量和功能，并且这些属性可以包括故障属性的可扩展性和范围。

8. 发明授权

US07673027B2 Method and apparatus for designing multi-tier systems 有权
标题翻译：用于设计多层系统的方法和设备
公开(公告)号：US07673027B2
公开(公告)日：2010-03-02
申请号：US10850784
申请日：2004-05-20
申请人： Gopalakrishnan Janakiraman , Jose Renato Santos , Yoshio Turner
发明人： Gopalakrishnan Janakiraman , Jose Renato Santos , Yoshio Turner
IPC分类号： G06F15/173 , G06F15/16
CPC分类号： G06F11/008 , G06F8/20
摘要： A system and method for selecting a preferred design for a multi-tiered architecture of components based on a set of established criteria is provided. The system and method receive a model describing different design constructions and a set of performance and availability requirements and produces a design or set of designs that best meet these requirements. The system and method include a model for representing the infrastructure design space for multi-tier systems and their properties appropriate for judging performance and availability properties of services as well as associated cost. The method and system further include a method for searching the design space in an efficient manner.
摘要翻译：提供了一种用于基于一组已建立的标准来选择组件的多层架构的优选设计的系统和方法。系统和方法接收描述不同设计结构和一组性能和可用性要求的模型，并生成最符合这些要求的设计或一组设计。该系统和方法包括用于表示多层系统的基础设施设计空间的模型及其适合于判断服务的性能和可用性属性以及相关成本的属性。该方法和系统还包括以有效的方式搜索设计空间的方法。

9. 发明授权

US07573827B2 Method and apparatus for detecting network congestion 有权
标题翻译：检测网络拥塞的方法和装置
公开(公告)号：US07573827B2
公开(公告)日：2009-08-11
申请号：US10430668
申请日：2003-05-06
申请人： Jose Renato Santos , Yoshio Turner , Gopalakrishnan Janakiraman
发明人： Jose Renato Santos , Yoshio Turner , Gopalakrishnan Janakiraman
IPC分类号： G01R31/08 , H04L12/28
CPC分类号： H04L47/10 , H04L47/30
摘要： A method of detecting congestion in a communications network and a network switch are described. The method comprises identifying an output link of a network switch as a congested link on the basis of a packet in a queue of the network switch which is destined for the output link, where the output link has a predetermined state; and identifying a packet in a queue of the network switch as a packet generating congestion if the packet is destined for a congested link.
摘要翻译：描述了一种检测通信网络和网络交换机中的拥塞的方法。该方法包括基于目的地为输出链路的网络交换机的队列中的分组，其中输出链路具有预定状态，将网络交换机的输出链路识别为拥塞链路; 以及如果所述分组旨在用于拥塞的链路，则将所述网络交换机的队列中的分组识别为产生拥塞的分组。

10. 发明申请

US20130061012A1 VIRTUAL MACHINE CODE INJECTION 审中-公开
标题翻译：虚拟机代码注入
公开(公告)号：US20130061012A1
公开(公告)日：2013-03-07
申请号：US13696981
申请日：2010-05-30
申请人： Yoshio Turner , Jose Renato G. Santos
发明人： Yoshio Turner , Jose Renato G. Santos
IPC分类号： G06F12/12
CPC分类号： G06F21/52 , G06F9/45558 , G06F21/57 , G06F2009/45583
摘要： A memory has a page to store code executable by a processor. A management component is to inject the code into a virtual machine. The management component is to indicate within a memory table for the virtual machine that the page of the memory has an injected code type.
摘要翻译：存储器具有用于存储可由处理器执行的代码的页面。管理组件是将代码注入到虚拟机中。管理组件是在虚拟机的内存表中指示存储器的页面具有注入的代码类型。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式