专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090177830A1 Handling interrupts in data processing 有权
标题翻译：处理数据处理中断
公开(公告)号：US20090177830A1
公开(公告)日：2009-07-09
申请号：US12379970
申请日：2009-03-05
申请人： Luc Orion , David Hennah Mansell , Michael Robert Nonweiler
发明人： Luc Orion , David Hennah Mansell , Michael Robert Nonweiler
IPC分类号： G06F13/24
CPC分类号： G06F9/4812 , G06F11/3636 , G06F11/3656 , G06F11/3664
摘要： A method of processing data comprising: processing a function using a processor operable to perform a plurality of functions, the processor having interrupts enabled; receiving an interrupt at the processor; suspending processing of the function; accessing at least one control parameter, the at least one control parameter indicating whether processing of the function should be resumed from the point where it was interrupted or whether the function should be repeated following the interrupt; following completion of the interrupt continuing processing of the function either at a start of the function or at a point at which it was interrupted dependent upon the control parameter. A function being an application, a thread, a system software routine, or multiple processing steps defined by software.
摘要翻译：一种处理数据的方法，包括：使用可执行多个功能的处理器处理功能，所述处理器具有使能的中断; 在处理器处接收中断; 暂停处理功能; 访问至少一个控制参数，所述至少一个控制参数指示是否应该从其被中断的点恢复该功能的处理，或者该中断之后应该重复该功能; 在完成功能开始的中断继续处理之后，或者根据控制参数中断处理中断点。作为应用程序，线程，系统软件程序或由软件定义的多个处理步骤的功能。

2. 发明授权

US08086829B2 Method and apparatus for processing data related to handling interrupts in data processing 有权
标题翻译：用于处理与处理数据处理中断有关的数据的方法和装置
公开(公告)号：US08086829B2
公开(公告)日：2011-12-27
申请号：US12379970
申请日：2009-03-05
申请人： Luc Orion , David Hennah Mansell , Michael Robert Nonweiler
发明人： Luc Orion , David Hennah Mansell , Michael Robert Nonweiler
IPC分类号： G06F9/00
CPC分类号： G06F9/4812 , G06F11/3636 , G06F11/3656 , G06F11/3664
摘要： A method of processing data comprising: processing a function using a processor operable to perform a plurality of functions, the processor having interrupts enabled; receiving an interrupt at the processor; suspending processing of the function; accessing at least one control parameter, the at least one control parameter indicating whether processing of the function should be resumed from the point where it was interrupted or whether the function should be repeated following the interrupt; following completion of the interrupt continuing processing of the function either at a start of the function or at a point at which it was interrupted dependent upon the control parameter. A function being an application, a thread, a system software routine, or multiple processing steps defined by software.
摘要翻译：一种处理数据的方法，包括：使用可执行多个功能的处理器处理功能，所述处理器具有使能的中断; 在处理器处接收中断; 暂停处理功能; 访问至少一个控制参数，所述至少一个控制参数指示是否应该从其被中断的点恢复该功能的处理，或者该中断之后应该重复该功能; 在完成功能开始的中断继续处理之后，或者根据控制参数中断处理中断点。作为应用程序，线程，系统软件程序或由软件定义的多个处理步骤的功能。

3. 发明授权

US07539853B2 Handling interrupts in data processing of data in which only a portion of a function has been processed 有权
标题翻译：处理其中只处理功能的一部分的数据的数据处理中的中断
公开(公告)号：US07539853B2
公开(公告)日：2009-05-26
申请号：US10713456
申请日：2003-11-17
申请人： Luc Orion , David Hennah Mansell , Michael Robert Nonweiler
发明人： Luc Orion , David Hennah Mansell , Michael Robert Nonweiler
IPC分类号： G06F9/00
CPC分类号： G06F9/4812 , G06F11/3636 , G06F11/3656 , G06F11/3664
摘要： A method of processing data comprising: processing a function using a processor operable to perform a plurality of functions, the processor having interrupts enabled; receiving an interrupt at the processor; suspending processing of the function; accessing at least one control parameter, the at least one control parameter indicating whether processing of the function should be resumed from the point where it was interrupted or whether the function should be repeated following the interrupt; following completion of the interrupt continuing processing of the function either at a start of the function or at a point at which it was interrupted dependent upon the control parameter. A function being an application, a thread, a system software routine, or multiple processing steps defined by software.
摘要翻译：一种处理数据的方法，包括：使用可执行多个功能的处理器处理功能，所述处理器具有使能的中断; 在处理器处接收中断; 暂停处理功能; 访问至少一个控制参数，所述至少一个控制参数指示是否应该从其被中断的点恢复该功能的处理，或者该中断之后应该重复该功能; 在完成功能开始的中断继续处理之后，或者根据控制参数中断处理中断点。作为应用程序，线程，系统软件程序或由软件定义的多个处理步骤的功能。

4. 发明授权

US07124274B2 Virtual to physical memory address mapping within a system having a secure domain and a non-secure domain 有权
标题翻译：具有安全域和非安全域的系统内的虚拟到物理内存地址映射
公开(公告)号：US07124274B2
公开(公告)日：2006-10-17
申请号：US10714560
申请日：2003-11-17
申请人： Simon Charles Watt , Christopher Bentley Dornan , Luc Orion , Nicolas Chaussade , Lionel Belnet , Stephane Eric Sebastien Brochier , David Hennah Mansell , Michael Robert Nonweiler
发明人： Simon Charles Watt , Christopher Bentley Dornan , Luc Orion , Nicolas Chaussade , Lionel Belnet , Stephane Eric Sebastien Brochier , David Hennah Mansell , Michael Robert Nonweiler
IPC分类号： G06F12/00
CPC分类号： G06F12/145 , G06F9/4812 , G06F12/1009 , G06F12/1027 , G06F21/74 , G06F2209/481
摘要： An apparatus for processing data, the apparatus comprising: a processor operable in a plurality of modes and either a secure domain or a non-secure domain including at least one secure mode being a mode in the secure domain; and at least one non-secure mode being a mode in the non-secure domain. When the processor is executing a program in a secure mode, the program has access to secure data which is not accessible when the processor is operating in a non-secure mode. The processor further includes a non-secure translation table base address register and a secure translation table base address register operable in the non-secure and secure domain, respectively, to indicate a region of memory storing either non-secure or secure domain memory mapping data defining how virtual addresses are translated to physical addresses within either the non-secure or secure domain.
摘要翻译：一种用于处理数据的装置，所述装置包括：可以多种模式操作的处理器和安全域或非安全域，所述安全域或非安全域包括作为安全域中的模式的至少一个安全模式; 并且至少一个非安全模式是非安全域中的模式。当处理器以安全模式执行程序时，程序可以访问当处理器以非安全模式运行时无法访问的安全数据。处理器还包括分别在非安全和安全域中操作的非安全转换表基地址寄存器和安全转换表基地址寄存器，以指示存储非安全或安全域存储器映射数据的存储器区域定义如何将虚拟地址转换为非安全或安全域中的物理地址。

5. 发明授权

US07171539B2 Apparatus and method for controlling access to a memory 有权
公开(公告)号：US07171539B2
公开(公告)日：2007-01-30
申请号：US10713454
申请日：2003-11-17
申请人： David Hennah Mansell , Michael Robert Nonweiler , Peter Guy Middleton
发明人： David Hennah Mansell , Michael Robert Nonweiler , Peter Guy Middleton
IPC分类号： G06F12/14
CPC分类号： G06F12/1491 , G06F12/1036 , G06F12/1063 , G06F12/109 , G06F12/145
摘要： The present invention provides a data processing apparatus and method for controlling access to a memory in the data processing apparatus. The apparatus comprises a processor operable in a plurality of modes and a plurality of domains, said plurality of domains comprising a secure domain and a non-secure domain, said plurality of modes including at least one non-secure mode being a mode in the non-secure domain and at least one secure mode being a mode in the secure domain. The processor is operable such that when executing a program in a secure mode the program has access to secure data which is not accessible when the processor is operating in a non-secure mode. A memory is operable to store data required by the processor and comprises secure memory for storing secure data and non-secure memory for storing non-secure data, the processor being operable to issue a memory access request when access to an item of data in the memory is required. At least one memory management unit is provided which is operable, upon receipt of the memory access request from the processor, to perform conversion of a virtual address specified by the memory access request to a physical address. A first set of tables is provided, each table in the first set containing a number of first descriptors, each first descriptor containing at least a virtual address portion and a corresponding intermediate address portion, and a second set of tables is also provided, with each table in the second set containing a number of second descriptors, each second descriptor containing at least an intermediate address portion and a corresponding physical address portion. The second set of tables are managed by the processor when operating in a privileged mode which is not a non-secure mode, and hence remains secure. The at least one memory management unit is then operable to cause predetermined tables in the first and second set to be referenced to enable the conversion of the virtual address specified by the memory access request to a physical address.

6. 发明授权

US07448050B2 Handling multiple interrupts in a data processing system utilising multiple operating systems 有权
标题翻译：在使用多个操作系统的数据处理系统中处理多个中断
公开(公告)号：US07448050B2
公开(公告)日：2008-11-04
申请号：US10714484
申请日：2003-11-17
申请人： Simon Charles Watt , Christopher Bentley Dornan , Luc Orion , Nicolas Chaussade , Lionel Belnet , Stephane Eric Sebastien Brochier , Michael Robert Nonweiler , Dominic Hugo Symes
发明人： Simon Charles Watt , Christopher Bentley Dornan , Luc Orion , Nicolas Chaussade , Lionel Belnet , Stephane Eric Sebastien Brochier , Michael Robert Nonweiler , Dominic Hugo Symes
IPC分类号： G06F9/54 , G06F9/46
CPC分类号： G06F9/4812 , G06F9/45558 , G06F9/466 , G06F9/4843 , G06F21/6281 , G06F2009/45587
摘要： In a data processing system using multiple operating systems, an interrupt which itself may be interrupted by a subsequent interrupt which will be serviced in a different operating system, guards itself against being overlooked when that subsequent interrupt has been handled by starting a stub interrupt handling routine in that other operating system before executing the main handling routine in the originating operating system. Thus, the stub interrupt handling routine will be recognised in the other operating system irrespective of other interrupt events which may occur and accordingly the interrupted interrupt handling may be restarted.
摘要翻译：在使用多个操作系统的数据处理系统中，本身可能由将在不同的操作系统中被服务的后续中断中断的中断防止当通过启动存根中断处理程序来处理后续中断时被忽视在该起始操作系统中执行主处理例程之前的其他操作系统中。因此，在其他操作系统中将识别存根中断处理程序，而不管可能发生的其他中断事件如何，因此中断中断处理可能会重新启动。

7. 发明申请

US20130067133A1 HANDLING INTERRUPTS IN DATA PROCESSING 有权
标题翻译：数据处理中的处理中断
公开(公告)号：US20130067133A1
公开(公告)日：2013-03-14
申请号：US13299403
申请日：2011-11-18
申请人： David Hennah MANSELL , Timothy Holroyd Glauert
发明人： David Hennah MANSELL , Timothy Holroyd Glauert , Michael Robert Nonweiler
IPC分类号： G06F13/24
CPC分类号： G06F9/4812 , G06F9/4806 , G06F11/3636 , G06F11/3656 , G06F11/3664
摘要： A method and apparatus for processing data in which a function is processed using a processor operable to perform a plurality of functions is disclosed. When an interrupt is received during processing of the function at a point during the processing at which a portion of the function has been processed then a control parameter is accessed. In response to the control parameter having a value indicting that the function has idempotence processing of the function is stopped without processing the function further, and information on progress of the function is discarded such that following completion of the interrupt the portion of the function that has already been processed is processed again. In response to the control parameter having a value indicating that the function does not have idempotence, processing of the function is suspended without discarding information on progress of the function that has already been processed such that following completion of the interrupt the processing is resumed from a point that it reached when it was suspended.
摘要翻译：公开了一种用于处理数据的方法和装置，其中使用可执行多个功能的处理器处理功能。当在功能的一部分处理期间的功能处理期间接收到中断时，访问控制参数。响应于具有指示功能具有功能的幂等处理的值的控制参数被停止而不进一步处理功能，并且丢弃关于功能进度的信息，使得在中断之后完成功能的部分具有已经被处理的再次被处理。响应于具有指示该功能不具有幂等值的值的控制参数，暂停功能的处理，而不丢弃关于已经被处理的功能的进展的信息，使得在完成中断之后，从指出它暂停时达到。

8. 发明授权

US09158574B2 Handling interrupts in data processing 有权
标题翻译：处理数据处理中断
公开(公告)号：US09158574B2
公开(公告)日：2015-10-13
申请号：US13299403
申请日：2011-11-18
申请人： David Hennah Mansell , Timothy Holroyd Glauert
发明人： David Hennah Mansell , Timothy Holroyd Glauert , Michael Robert Nonweiler
IPC分类号： G06F9/48 , G06F11/36
CPC分类号： G06F9/4812 , G06F9/4806 , G06F11/3636 , G06F11/3656 , G06F11/3664
摘要： A method and apparatus for processing data when an interrupt is received during processing of a function at a point during the processing at which a portion of the function has been processed then a control parameter is accessed. In response to a control parameter having a value indicting that the function has idempotence, processing of the function is stopped, and information on progress of the function is discarded such that following completion of the interrupt the portion of the function that has already been processed is processed again. In response to the control parameter having a value indicating that the function does not have idempotence, processing of the function is suspended without discarding information on progress of the function that has already been processed such that following completion of the interrupt the processing is resumed from a point that it reached when it was suspended.
摘要翻译：一种处理数据的方法和装置，用于在处理功能的处理期间处理功能期间接收到中断时，处理该功能的一部分，然后控制参数被访问。响应于具有指示该功能具有等效性的值的控制参数，功能的处理被停止，并且丢弃关于该功能的进度的信息，使得在中断完成之后，已经处理的功能的部分是再次处理响应于具有指示该功能不具有幂等值的值的控制参数，暂停功能的处理，而不丢弃关于已经被处理的功能的进展的信息，使得在完成中断之后，从指出它暂停时达到。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式