专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09881677B1 Sense amplifier and method for bit line voltage compensation thereof 有权
公开(公告)号：US09881677B1
公开(公告)日：2018-01-30
申请号：US15498369
申请日：2017-04-26
申请人： MACRONIX International Co., Ltd.
发明人： Ji-Yu Hung , Kai-Hsiang Chiang
IPC分类号： G11C16/06 , G11C16/24 , G11C16/28 , G11C16/10
CPC分类号： G11C16/24 , G11C16/0483 , G11C16/08 , G11C16/10 , G11C16/26 , G11C16/32 , G11C16/3418
摘要： A sensing amplifier includes a first bit line driver, a second bit line driver and a third bit line driver. The first bit line driver sets a first bit line for a fast-pass-write (FPW) operation. The second bit line driver sets a second bit line for a first operation rather than the FPW operation. The third bit line driver sets a third bit line for a second operation rather than the FPW operation. The first bit line is arranged between the second bit line and the third bit line, and the second bit line driver and the third bit line driver respectively adjust voltage statuses of the second bit line and the third bit line to rise a voltage level of the first bit line by a compensated level.

2. 发明申请

US20140254260A1 REDUCING COUPLING NOISE DURING READ OPERATION 有权
标题翻译：阅读操作期间减少联络噪音
公开(公告)号：US20140254260A1
公开(公告)日：2014-09-11
申请号：US13946123
申请日：2013-07-19
申请人： Macronix International Co., Ltd.
发明人： Shuo-Nan Hung , Ji-Yu Hung
IPC分类号： G11C16/26
CPC分类号： G11C16/26 , G11C16/24 , G11C16/28
摘要： A method is provided for sensing data in a memory device. The memory device includes a block of memory cells coupled to a plurality of bit lines. The method includes precharging the plurality of bit lines to a first level VPRE. The method includes enabling current flow through selected memory cells on the plurality of bit lines to a reference line or to reference lines coupled to a reference voltage. The method includes preventing a voltage change as a result of the current flow on the bit lines from causing a bit line voltage to pass outside a range between the first level and a second level VKEEP, where the second level is lower than the first level and higher than the reference voltage. The method includes sensing data in the selected memory cells.
摘要翻译：提供了一种用于感测存储器件中的数据的方法。存储器件包括耦合到多个位线的存储器单元块。该方法包括将多个位线预充电到第一级VPRE。该方法包括实现电流流过多条位线上的选定存储单元到参考线或耦合到参考电压的参考线。该方法包括防止由于位线上的电流而导致的电压变化导致位线电压超出第一电平和第二电平VKEEP之间的范围，其中第二电平低于第一电平，高于参考电压。该方法包括感测所选存储单元中的数据。

3. 发明授权

US11217313B2 Low noise bit line circuits 有权
公开(公告)号：US11217313B2
公开(公告)日：2022-01-04
申请号：US17107692
申请日：2020-11-30
申请人： MACRONIX INTERNATIONAL CO., LTD.
发明人： Ji-Yu Hung
IPC分类号： G11C16/24 , G11C16/26
摘要： The disclosed technology teaches a memory device with memory cells, each with a sense circuit with an input node in current flow communication, a BLC transistor, a transfer transistor, a current source transistor, and an output circuit to generate data based on a voltage on the sensing node. Also disclosed is a sensing sequence in which control circuits apply BLC voltage to the BLC transistor, transfer voltage to the transfer transistor and current control voltage to the current source transistor to provide a charging current to the BL, and to adjust the current control voltage to provide a keeping current on the BL from the current source transistor, and to apply a read voltage to a selected memory cell on the bit line. Additionally included is applying a timing signal to the output circuit to generate the data based on a voltage on the sensing node.

4. 发明授权

US10885986B2 Low noise bit line circuits 有权
公开(公告)号：US10885986B2
公开(公告)日：2021-01-05
申请号：US16278026
申请日：2019-02-15
申请人： MACRONIX INTERNATIONAL CO., LTD.
发明人： Ji-Yu Hung
IPC分类号： G11C16/24 , G11C16/26
摘要： The disclosed technology teaches a memory device with memory cells, each with a sense circuit with an input node in current flow communication, a BLC transistor, a transfer transistor, a current source transistor, and an output circuit to generate data based on a voltage on the sensing node. Also disclosed is a sensing sequence in which control circuits apply BLC voltage to the BLC transistor, transfer voltage to the transfer transistor and current control voltage to the current source transistor to provide a charging current to the BL, and to adjust the current control voltage to provide a keeping current on the BL from the current source transistor, and to apply a read voltage to a selected memory cell on the bit line. Additionally included is applying a timing signal to the output circuit to generate the data based on a voltage on the sensing node.

5. 发明授权

US09887011B1 Memory with controlled bit line charging 有权
公开(公告)号：US09887011B1
公开(公告)日：2018-02-06
申请号：US15425363
申请日：2017-02-06
申请人： MACRONIX INTERNATIONAL CO., LTD.
发明人： Ji-Yu Hung
IPC分类号： G11C11/34 , G11C16/04 , G11C16/24 , G11C16/08 , G11C11/56
CPC分类号： G11C16/24 , G11C11/565 , G11C16/08 , G11C16/10 , G11C16/26 , G11C16/32 , G11C2207/002
摘要： A memory device includes a memory array and bit lines coupled to the memory array. A voltage source is included for supplying a voltage used during a charging operation. Bit line clamp transistors, such as bit line clamp transistors, are coupled to the voltage source, and configured to regulate current on the corresponding bit lines in response to a bit line control signal. A control circuit generates the bit line control signal in response to a feedback signal. A feedback circuit is provided that is coupled to the voltage source and produces the feedback signal. The feedback circuit senses load of the bit lines being charged. The load of the bit lines being charged can be sensed by sensing the magnitude of the current from the voltage source during the charging operation.

6. 发明公开

US20240194228A1 MANAGING DATA TRANSFER IN SEMICONDUCTOR DEVICES 审中-公开
公开(公告)号：US20240194228A1
公开(公告)日：2024-06-13
申请号：US18077557
申请日：2022-12-08
申请人： Macronix International Co., Ltd.
发明人： Ji-Yu Hung , E-Yuan Chang
IPC分类号： G11C7/10 , G11C16/30
CPC分类号： G11C7/1048 , G11C16/30
摘要： Systems, methods, circuits, and apparatus for managing data transfer in semiconductor devices are provided. In one aspect, an integrated circuit includes: a first circuit, a data bus coupled to the first circuit, and a precharging circuit coupled to the data bus. The precharging circuit is configured to precharge the data bus to have a predetermined voltage before data is transferred through the data bus. The first circuit is conductively coupled to the data bus by applying a control voltage to the first circuit. The control voltage is determined based on the predetermined voltage.

7. 发明授权

US10957384B1 Page buffer structure and fast continuous read 有权
公开(公告)号：US10957384B1
公开(公告)日：2021-03-23
申请号：US16581562
申请日：2019-09-24
申请人： MACRONIX INTERNATIONAL CO., LTD.
发明人： Ji-Yu Hung , Shuo-Nan Hung
IPC分类号： G11C16/06 , G11C11/4094 , G11C29/00 , G11C29/42 , G11C11/4093
摘要： A memory device such as a page mode NAND flash, including a page buffer with first and second-level buffer latches is operated using a first pipeline stage, to transfer a page to the first-level buffer latches; a second pipeline stage, to clear the second-level buffer latches to a third buffer level and transfer the page from the first-level buffer latches to the second-level buffer latches; and a third pipeline stage to move the page to the third buffer level and execute in an interleaved fashion a first ECC function over data in a first part of the page and output the first part of the page while performing a second ECC function, and to execute the first ECC function over data in a second part of the page in the third buffer level, and to output the second part while performing the second ECC function.

8. 发明授权

US09136006B2 Method and device for reducing coupling noise during read operation 有权
标题翻译：在读取操作期间减少耦合噪声的方法和装置
公开(公告)号：US09136006B2
公开(公告)日：2015-09-15
申请号：US13946123
申请日：2013-07-19
申请人： Macronix International Co., Ltd.
发明人： Shuo-Nan Hung , Ji-Yu Hung
IPC分类号： G11C16/26 , G11C16/24 , G11C16/28
CPC分类号： G11C16/26 , G11C16/24 , G11C16/28
摘要： A method is provided for sensing data in a memory device. The memory device includes a block of memory cells coupled to a plurality of bit lines. The method includes precharging the plurality of bit lines to a first level VPRE. The method includes enabling current flow through selected memory cells on the plurality of bit lines to a reference line or to reference lines coupled to a reference voltage. The method includes preventing a voltage change as a result of the current flow on the bit lines from causing a bit line voltage to pass outside a range between the first level and a second level VKEEP, where the second level is lower than the first level and higher than the reference voltage. The method includes sensing data in the selected memory cells.
摘要翻译：提供了一种用于感测存储器件中的数据的方法。存储器件包括耦合到多个位线的存储器单元块。该方法包括将多个位线预充电到第一级VPRE。该方法包括实现电流流过多条位线上的选定存储单元到参考线或耦合到参考电压的参考线。该方法包括防止由于位线上的电流而导致的电压变化导致位线电压超出第一电平和第二电平VKEEP之间的范围，其中第二电平低于第一电平，高于参考电压。该方法包括感测所选存储单元中的数据。

9. 发明申请

US20140313830A1 PAGE BUFFER CIRCUIT 审中-公开
标题翻译：页面缓冲电路
公开(公告)号：US20140313830A1
公开(公告)日：2014-10-23
申请号：US14319457
申请日：2014-06-30
申请人： Macronix International Co., Ltd.
发明人： Ji-Yu Hung
IPC分类号： G11C16/10 , G11C16/04
CPC分类号： G11C16/10 , G11C16/0483 , G11C16/26 , G11C16/3418
摘要： A page buffer circuit is coupled to a bit line of a memory array. The page buffer circuit includes a latch storing different data during different phases of a multi-phase program operation. A preparation phase is after the program phase and after the program verify phase of the present multi-phase program operation. For the preparation phase, the control circuitry causes the latch to store the preparation data indicating whether to program the memory cell in a subsequent multi-phase program operation following the present multi-phase program operation. Results of the program verify phase, and contents of the latch at a start of the present multi-phase program operation, are sufficient to determine the preparation data.
摘要翻译：页缓冲电路耦合到存储器阵列的位线。页面缓冲电路包括在多阶段程序操作的不同阶段存储不同数据的锁存器。准备阶段是在程序阶段之后和程序验证阶段之后的当前多阶段程序操作。对于准备阶段，控制电路使锁存器存储指示在本多阶段程序操作之后的随后的多相程序操作中是否对存储单元进行编程的准备数据。程序验证阶段的结果以及当前多阶段程序操作开始时的锁存器的内容足以确定准备数据。

10. 发明公开

US20240233783A1 MANAGING PAGE BUFFER CIRCUITS IN MEMORY DEVICES 审中-公开
公开(公告)号：US20240233783A1
公开(公告)日：2024-07-11
申请号：US18150584
申请日：2023-01-05
申请人： Macronix International Co., Ltd.
发明人： Ji-Yu Hung , E-Yuan Chang
IPC分类号： G11C7/10
CPC分类号： G11C7/1048 , G11C7/1084 , G11C7/1087
摘要： Systems, methods, circuits, and apparatus for managing page buffer circuits in memory devices are provided. In one aspect, a memory device includes a memory cell array, a page buffer circuit including a plurality of page buffers, and a cache data latch (CDL) circuit including a plurality of caches coupled to the plurality of page buffers through a plurality of data bus sections. The plurality of data bus sections are configured to be conductively connected together as a data bus for data transfer. Each data bus section corresponds to a page buffer in the page buffer circuit and is configured to conductively separate from at least one adjacent data bus section for data sensing in the memory cell array.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式