会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method and apparatus for providing wireless connection quality guidance
    • 提供无线连接质量指导的方法和装置
    • US09451511B2
    • 2016-09-20
    • US14273450
    • 2014-05-08
    • QUALCOMM Incorporated
    • Jian ShenJack Shyh-Hurng Shauh
    • H04J1/16H04W36/00H04W4/04H04W48/18H04W36/14H04W36/30H04W36/36H04W88/06
    • H04W36/0083H04W4/04H04W36/14H04W36/30H04W36/36H04W48/18H04W88/06
    • A user device determines a set of connection information at a current location of the device. The current connection information set includes one or more of current location information, current wireless channel information, current radio access technology information, and a current wireless channel quality metric. The device adds the current connection information set to a database of connection information that stores a plurality of sets of alternate connection information. Each alternate connection information set includes one or more of alternate location information, alternate wireless channel information, alternate radio access technology information, and an alternate wireless channel quality metric. The device determines whether to output through a user interface of the device, an indication of an alternate location from the database of connection information based on the current connection information set and at least one of the alternate connection information sets.
    • 用户设备确定设备当前位置处的一组连接信息。 当前连接信息集包括当前位置信息,当前无线信道信息,当前无线电接入技术信息和当前无线信道质量度量中的一个或多个。 该设备将当前连接信息集合添加到存储多组替代连接信息的连接信息的数据库。 每个替代连接信息集包括备选位置信息,备用无线信道信息,备用无线电接入技术信息和备选无线信道质量度量中的一个或多个。 设备基于当前连接信息集和至少一个替代连接信息集确定是否通过设备的用户界面输出来自连接信息的数据库的替代位置的指示。
    • 8. 发明申请
    • Dynamic Multi-processing In Multi-core Processors
    • 多核处理器中的动态多处理
    • US20160026436A1
    • 2016-01-28
    • US14339844
    • 2014-07-24
    • QUALCOMM Incorporated
    • Jian Shen
    • G06F5/14G06F9/38
    • G06F5/14G06F9/3867G06F9/544G06F2205/126
    • Aspects include computing devices, systems, and methods for implementing a pipeline multi-processing (PMP) mode on a computing device using a common FIFO unit. The computing device may use configuration information for the PMP mode to allocate FIFO components of the common FIFO unit to input write data from and output read data to specific processor cores. At least first and second processor cores may be allocated a FIFO component. The first processor core may request to input write data to the FIFO component and the second processor core may request to output the read data from the FIFO component. The allocation of the FIFO components may be static and/or dynamic. FIFO access request may be denied when the common FIFO unit is already executing a similar FIFO access request, or when the FIFO components are either full and cannot input write data or empty an cannot output read data.
    • 方面包括在使用公共FIFO单元的计算设备上实现流水线多处理(PMP)模式的计算设备,系统和方法。 计算设备可以使用用于PMP模式的配置信息来分配公共FIFO单元的FIFO组件以从特定处理器核心输入写数据并将读数据输出到特定处理器核心。 至少第一和第二处理器核可以被分配FIFO组件。 第一处理器核心可以请求向FIFO组件输入写入数据,并且第二处理器核心可以请求从FIFO组件输出读取数据。 FIFO组件的分配可以是静态的和/或动态的。 当公共FIFO单元已经执行类似的FIFO访问请求时,或FIFO组件已满或无法输入写入数据或为空时无法输出读取数据,FIFO访问请求可能会被拒绝。
    • 9. 发明授权
    • Configurable cache and method to configure same
    • 可配置缓存和方法配置相同
    • US08943293B2
    • 2015-01-27
    • US14219034
    • 2014-03-19
    • QUALCOMM Incorporated
    • Christopher Edward KoobAjay Anant IngleLucian CodrescuJian Shen
    • G06F12/00G06F13/00G06F13/28G06F9/26G06F9/34G06F12/08G06F17/50
    • G06F12/0895G06F12/0802G06F12/0864G06F17/505G06F2212/2515G06F2212/601
    • A method includes receiving an address at a tag state array of a cache, wherein the cache is configurable to have a first size and a second size that is smaller than the first size. The method further includes identifying a first portion of the address as a set index, wherein the first portion has a same number of bits when the cache has the first size as when the cache has the second size. The method further includes using the set index to locate at least one tag field of the tag state array, identifying a second portion of the address to compare to a value stored at the at least one tag field, locating at least one state field of the tag state array that is associated with a particular tag field that matches the second portion, identifying a cache line based on a comparison of a third portion of the address to at least one status bit of the at least one state field when the cache has the second size, and retrieving the cache line.
    • 一种方法包括在高速缓存的标签状态阵列处接收地址,其中高速缓存可配置为具有小于第一大小的第一大小和第二大小。 所述方法还包括将所述地址的第一部分识别为设置索引,其中当所述高速缓冲存储器具有所述第一大小时,所述第一部分具有相同的位数,就像所述高速缓存具有所述第二大小一样。 所述方法还包括使用所述设置索引来定位所述标签状态阵列的至少一个标签字段,识别所述地址的第二部分以与存储在所述至少一个标签字段处的值进行比较,以定位所述标签状态阵列的至少一个状态字段 标签状态阵列,其与与第二部分匹配的特定标签字段相关联,基于当高速缓存具有该地址时,该地址的第三部分与至少一个状态字段的至少一个状态位的比较来识别高速缓存行 第二大小,并检索高速缓存行。
    • 10. 发明授权
    • Multi-core heterogeneous system translation lookaside buffer coherency
    • 多核异构系统翻译后备缓存一致性
    • US09411745B2
    • 2016-08-09
    • US14046341
    • 2013-10-04
    • QUALCOMM Incorporated
    • Jian ShenLew Go Chua-Eoan
    • G06F12/10
    • G06F12/1027G06F12/1009G06F12/1036G06F2212/656G06F2212/683
    • Methods, devices, and instructions for performing a reverse translation lookaside buffer (TLB) look-up using a physical address input, including obtaining with a first processor the physical address input, wherein the physical address input indicates a physical address corresponding to a shared memory, obtaining a first mask associated with a first virtual address from a first TLB entry within a TLB associated with the first processor, wherein the obtained first mask is a bit pattern, obtaining from the first TLB entry a first page frame number associated with the shared memory, applying the obtained first mask to the obtained first page frame number to generate a first value, applying the obtained first mask to the obtained physical address input to generate a second value, and comparing the first value and the second value to determine whether the first value and the second value match.
    • 用于使用物理地址输入来执行反向翻译后备缓冲器(TLB)查找的方法,设备和指令,包括用第一处理器获取物理地址输入,其中物理地址输入指示对应于共享存储器的物理地址 从与所述第一处理器相关联的TLB内的第一TLB条目获得与第一虚拟地址相关联的第一掩码,其中所获得的第一掩码是位模式,从所述第一TLB条目获得与所述共享 存储器,将所获得的第一掩模应用于获得的第一页帧号以产生第一值,将获得的第一掩码应用于获得的物理地址输入以产生第二值,并且比较第一值和第二值以确定是否 第一个值和第二个值匹配。