专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100327957A1 METHOD AND SYSTEM TO FACILITATE CONFIGURABLE INPUT/OUTPUT (I/O) TERMINATION VOLTAGE REFERENCE 有权
标题翻译：用于辅助可配置输入/输出（I / O）终端电压参考的方法和系统
公开(公告)号：US20100327957A1
公开(公告)日：2010-12-30
申请号：US12495602
申请日：2009-06-30
申请人： Ronald W. Swartz , Vladislav Tsirkin , Ram Livne
发明人： Ronald W. Swartz , Vladislav Tsirkin , Ram Livne
IPC分类号： G11C5/14
CPC分类号： H04L25/028 , G06F13/4072
摘要： A method and system to facilitate configurable input/output (I/O) termination voltage reference in a transmitter or receiver. In one embodiment of the invention, the transmitter and receiver, each has a termination circuit to select a suitable termination reference voltage based on the desired coupling type. In one embodiment of the invention, the transmitter has a termination circuit coupled with a transmission driver and the transmitter selects only one of a supply voltage, a ground voltage and a half supply voltage as a termination voltage reference of the transmission driver. The receiver has a termination circuit to select either a supply voltage or a ground voltage as a termination voltage reference of the receiver.
摘要翻译：一种促进发射机或接收机中可配置输入/输出（I / O）终端电压参考的方法和系统。在本发明的一个实施例中，发射器和接收器各自具有终端电路，以根据期望的耦合类型选择合适的终端参考电压。在本发明的一个实施例中，发射机具有与传输驱动器耦合的终端电路，并且发射机仅选择供电电压，接地电压和半电源电压中的一个作为传输驱动器的终端电压基准。接收器具有终端电路，用于选择电源电压或接地电压作为接收器的终端电压基准。

2. 发明授权

US07859298B1 Method and system to facilitate configurable input/output (I/O) termination voltage reference 有权
标题翻译：方法和系统方便配置输入/输出（I / O）终端电压参考
公开(公告)号：US07859298B1
公开(公告)日：2010-12-28
申请号：US12495602
申请日：2009-06-30
申请人： Ronald W. Swartz , Vladislav Tsirkin , Ram Livne
发明人： Ronald W. Swartz , Vladislav Tsirkin , Ram Livne
IPC分类号： H03K17/16 , H03K19/003
CPC分类号： H04L25/028 , G06F13/4072
摘要： A method and system to facilitate configurable input/output (I/O) termination voltage reference in a transmitter or receiver. In one embodiment of the invention, the transmitter and receiver, each has a termination circuit to select a suitable termination reference voltage based on the desired coupling type. In one embodiment of the invention, the transmitter has a termination circuit coupled with a transmission driver and the transmitter selects only one of a supply voltage, a ground voltage and a half supply voltage as a termination voltage reference of the transmission driver. The receiver has a termination circuit to select either a supply voltage or a ground voltage as a termination voltage reference of the receiver.
摘要翻译：一种促进发射机或接收机中可配置输入/输出（I / O）终端电压参考的方法和系统。在本发明的一个实施例中，发射器和接收器各自具有终端电路，以根据期望的耦合类型选择合适的终端参考电压。在本发明的一个实施例中，发射机具有与传输驱动器耦合的终端电路，并且发射机仅选择供电电压，接地电压和半电源电压中的一个作为传输驱动器的终端电压基准。接收器具有终端电路，用于选择电源电压或接地电压作为接收器的终端电压基准。

3. 发明授权

US07243272B2 Testing of integrated circuit receivers 有权
标题翻译：集成电路接收机测试
公开(公告)号：US07243272B2
公开(公告)日：2007-07-10
申请号：US10813144
申请日：2004-03-30
申请人： Tony M. Tarango , Ronald W. Swartz
发明人： Tony M. Tarango , Ronald W. Swartz
IPC分类号： G11B20/20
CPC分类号： H04B17/0085 , G01R31/31709 , G01R31/31715 , G01R31/31725
摘要： A method for testing a data recovery circuit (DRC) includes disturbing a running variable in a closed control loop of the DRC, as the DRC is processing a received test signal. Data recovered by the DRC, while the DRC was affected by the disturbance, is evaluated.
摘要翻译：用于测试数据恢复电路（DRC）的方法包括在DRC处理接收到的测试信号时干扰DRC的闭合控制环路中的运行变量。由刚果民主共和国恢复的数据，而刚果民主共和国受到干扰的影响。

4. 发明申请

US20150269109A1 METHOD, APPARATUS AND SYSTEM FOR SINGLE-ENDED COMMUNICATION OF TRANSACTION LAYER PACKETS 有权
标题翻译：方法，交易层单层通信的装置和系统
公开(公告)号：US20150269109A1
公开(公告)日：2015-09-24
申请号：US14658026
申请日：2015-03-13
申请人： Bryan L. Spry , Su Wei Lim , Mikal C. Hunsaker , Rohit R. Verma , Lily P. Looi , Ronald W. Swartz , Michael W. Leddige , Vui Yong Liew
发明人： Bryan L. Spry , Su Wei Lim , Mikal C. Hunsaker , Rohit R. Verma , Lily P. Looi , Ronald W. Swartz , Michael W. Leddige , Vui Yong Liew
IPC分类号： G06F13/42 , G06F13/40
CPC分类号： G06F13/4221 , G06F13/122 , G06F13/4022 , G06F13/4265 , Y02D10/14 , Y02D10/151
摘要： Techniques and mechanisms for exchanging single-ended communications with a protocol stack of an integrated circuit package. In an embodiment, an integrated circuit (IC) chip includes a protocol stack comprising a transaction layer which performs operations compatible with a Peripheral Component Interconnect Express™ (PCIe™) specification. Transaction layer packets, exchanged between the transaction layer and a link layer of the protocol stack, are compatible with a PCIe™ format. In another embodiment, a physical layer of the protocol stack is to couple the IC chip to another IC chip for an exchange of the transaction layer packets via single-ended communications. A packaged device includes both of the IC chips.
摘要翻译：用于与集成电路封装的协议栈交换单端通信的技术和机制。在一个实施例中，集成电路（IC）芯片包括协议栈，其包括执行与外围组件互连Express（PCIe TM）规范兼容的操作的事务层。在事务层和协议栈的链路层之间交换的事务层数据包与PCIe™格式兼容。在另一个实施例中，协议栈的物理层是将IC芯片耦合到另一个IC芯片，用于通过单端通信交换事务层分组。封装的器件包括两个IC芯片。

5. 发明授权

US07222199B2 Circuit and method for transferring low frequency signals via high frequency interface 有权
标题翻译：通过高频接口传输低频信号的电路和方法
公开(公告)号：US07222199B2
公开(公告)日：2007-05-22
申请号：US10814106
申请日：2004-03-31
申请人： Paul A. Jolly , Ronald W. Swartz
发明人： Paul A. Jolly , Ronald W. Swartz
IPC分类号： G06F5/06
CPC分类号： G06F13/4072 , G06F13/42 , H04L25/45
摘要： An interface operates at an operating frequency. The interface includes transmitters and receivers that operate within the operating frequency of the interface. The interface also includes circuit elements to allow transmission of signals across the interface in which the signals have a frequency lower than the operating frequency of the interface.
摘要翻译：接口以工作频率工作。该接口包括在接口的工作频率内工作的发射器和接收器。接口还包括电路元件，以允许信号跨越接口的信号，其中信号具有低于接口的工作频率的频率。

6. 发明授权

US07154288B2 Method and an apparatus for testing transmitter and receiver 失效
标题翻译：用于测试发射机和接收机的方法和装置
公开(公告)号：US07154288B2
公开(公告)日：2006-12-26
申请号：US11305513
申请日：2005-12-15
申请人： Akira Kakizawa , Ronald W. Swartz
发明人： Akira Kakizawa , Ronald W. Swartz
IPC分类号： G01R31/02
CPC分类号： G01R31/31716
摘要： A method and an apparatus for testing transmitter and receiver have been disclosed. One embodiment of the apparatus includes a plurality of multiplexers to select one of a positive and a negative transmitter pins, and a first comparator to compare a voltage of the selected pin with a first reference voltage to determine whether there is leakage at the selected pin. Other embodiments are described and claimed.
摘要翻译：已经公开了用于测试发射机和接收机的方法和装置。该装置的一个实施例包括多个多路复用器，用于选择正发送器引脚和负发送器引脚中的一个，以及第一比较器，用于将所选择的引脚的电压与第一参考电压进行比较，以确定所选引脚是否存在泄漏。描述和要求保护其他实施例。

7. 发明申请

US20110050280A1 METHODS AND SYSTEMS TO CALIBRATE PUSH-PULL DRIVERS 有权
标题翻译：校准推拉驱动器的方法和系统
公开(公告)号：US20110050280A1
公开(公告)日：2011-03-03
申请号：US12565545
申请日：2009-09-23
申请人： John Maddux , Luke A. Johnson , Ronald W. Swartz , Donald Rush , Meetul Goyal , Rajashri Doddamani
发明人： John Maddux , Luke A. Johnson , Ronald W. Swartz , Donald Rush , Meetul Goyal , Rajashri Doddamani
IPC分类号： H03K19/003 , H03K19/0175
CPC分类号： H03K19/018521 , G11C29/02 , G11C29/025 , G11C29/028 , G11C29/50008 , G11C2207/2254 , H03K19/018585
摘要： Methods and systems to calibrate an on-die resistor relative to an operating voltage of an on-die push-pull driver, and to calibrate the push-pull driver relative to the on-die resistor and relative to operating voltages of the push-pull driver. The calibrated on-die resistor may be used to calibrate receive terminations, a differential transmit termination, and a simulated far-end differential receive termination. The calibrated differential transmit termination and simulated far-end differential receive termination may be coupled in parallel to calibrate current drivers. Calibration of the current drivers may include calibrating voltage swing, and may include a first phase that simultaneously adjusts compensation to the current drivers, and a second phase that individually adjusts the compensation to the current drivers.
摘要翻译：校准片上电阻器相对于片上推挽式驱动器的工作电压的校准方法和系统，以及相对于片上电阻校准推挽驱动器并相对于推挽的工作电压司机。校准的片上电阻可用于校准接收终端，差分发射终端和模拟远端差分接收终端。校准的差分发送终端和模拟远端差分接收终端可以并联耦合以校准当前驱动器。电流驱动器的校准可以包括校准电压摆幅，并且可以包括同时调整对当前驱动器的补偿的第一阶段以及分别调整对当前驱动器的补偿的第二阶段。

8. 发明授权

US07449919B2 Driver circuit bias control 有权
公开(公告)号：US07449919B2
公开(公告)日：2008-11-11
申请号：US11479260
申请日：2006-06-30
申请人： Tea M. Lee , Ronald W. Swartz
发明人： Tea M. Lee , Ronald W. Swartz
IPC分类号： H03K19/094
CPC分类号： H03K19/094 , H03K19/0013
摘要： A bias circuit includes multiple output legs. During a transition from a low power state to an operational state, multiple output legs are turned on to provide a bias voltage. After a suitable period, at least one of the multiple output legs is turned off.

9. 发明授权

US07250792B2 High speed differential pre-driver using common mode pre-charge 失效
标题翻译：高速差分预驱动器采用共模预充电
公开(公告)号：US07250792B2
公开(公告)日：2007-07-31
申请号：US10956260
申请日：2004-09-30
申请人： Ronald W. Swartz , Yoon San Ho
发明人： Ronald W. Swartz , Yoon San Ho
IPC分类号： H03K5/22
CPC分类号： H03K19/01855 , G06F13/4077 , H04L25/0272 , H04L25/028
摘要： In general, the embodiments introduce a pre-charge state between an idle state (when no data in being transmitted) and an active state (when data is being transmitted). In the pre-charge state, both differential signals are pre-charged to the common mode voltage, which is also the crossover voltage. Similarly, an additional pre-charge state is inserted between the active state and the idle state when the signals transition from active to idle. Because both signals for each bit, including the first and last bits, are being driven from the same voltage level, the quality of the first and last bits are improved to be similar in quality to the middle bits.
摘要翻译：通常，实施例在空闲状态（当没有发送数据时）和活动状态（正在发送数据时）引入预充电状态。在预充电状态下，两个差分信号都被预充电到共模电压，这也是交叉电压。类似地，当信号从主动转换到空闲时，在活动状态和空闲状态之间插入附加的预充电状态。由于每个位的两个信号（包括第一个和最后一个位）都是从相同的电压电平驱动的，所以第一个和最后一个位的质量被提高到与中间位相似。

10. 发明授权

US07203853B2 Apparatus and method for low latency power management on a serial data link 有权
标题翻译：串行数据链路上低延迟电源管理的装置和方法
公开(公告)号：US07203853B2
公开(公告)日：2007-04-10
申请号：US10302295
申请日：2002-11-22
申请人： Andrew W. Martwick , Ken Drottar , David S. Dunning , Zale T. Schoenborn , Andrew M. Volk , Ronald W. Swartz , Dennis J. Miller
发明人： Andrew W. Martwick , Ken Drottar , David S. Dunning , Zale T. Schoenborn , Andrew M. Volk , Ronald W. Swartz , Dennis J. Miller
IPC分类号： G06F12/00
CPC分类号： G06F1/3209 , G06F1/325 , G06F1/3253 , Y02D10/151
摘要： An apparatus and method for low latency power management on a serial data link are described. In one embodiment, the method includes the detection of an electrical idle exit condition during receiver operation in an electrical idle state. Once detected, data synchronization is performed according to one or more received data synchronization training patterns. Finally, when the synchronization is performed within a determined synchronization re-establishment period, the receiver will resume operation according to a normal power state. Accordingly, the embodiment described illustrates an open loop, low latency power resumption operation for power management within 3GIO links.
摘要翻译：描述了串行数据链路上的低延迟功率管理的装置和方法。在一个实施例中，该方法包括在电气空闲状态期间在接收机操作期间检测电空闲出口状况。一旦检测到，则根据一个或多个接收到的数据同步训练模式执行数据同步。最后，当在确定的同步重建周期内执行同步时，接收机将根据正常功率状态恢复操作。因此，所描述的实施例示出了3GIO链路内的电源管理的开环低延迟功率恢复操作。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式