会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Decision feedback equalization scheme with minimum correction delay
    • 具有最小校正延迟的判决反馈均衡方案
    • US08699559B2
    • 2014-04-15
    • US13772872
    • 2013-02-21
    • STMicroelectronics S.R.L.
    • Simone ErbaMassimo Pozzoni
    • H04B1/38
    • H04L25/03885H04L25/03063H04L25/0307H04L2025/03356H04L2025/03579
    • A decision feedback equalizer includes a correction circuit to correct a sampled value of an incoming bit based on intersymbol interference of at least one preceding bit, and to generate a received bit. The correction circuit includes a first multiplexer and a first pair of latches coupled thereto. The first multiplexer is controlled by a clock signal to generate a digital level representative of a sign of a first correction coefficient to be subtracted from the sampled value of the incoming bit for deleting the intersymbol interference. The first pair of latches receives as input the received bit and is clocked in phase opposition by the clock signal to generate respective latched replicas of the received bit during respective active phases of the clock signal. The respective latched replicas are input to the first multiplexer.
    • 判决反馈均衡器包括校正电路,用于基于至少一个先前位的符号间干扰来校正输入位的采样值,并产生接收位。 校正电路包括第一多路复用器和耦合到其上的第一对锁存器。 第一多路复用器由时钟信号控制,以产生代表第一校正系数的符号的数字电平,以便从用于删除符号间干扰的输入位的采样值中减去。 第一对锁存器作为输入接收接收的位,并且通过时钟信号相位对准时钟,以在时钟信号的相应有效相位期间产生接收位的相应锁存副本。 相应的锁存副本被输入到第一多路复用器。