会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • ADAPTIVE BLANKING TIMER FOR SHORT CIRCUIT DETECTION
    • 用于短路电路检测的自适应保护定时器
    • US20150372678A1
    • 2015-12-24
    • US14742540
    • 2015-06-17
    • Texas Instruments Incorporated
    • Ruochen ZhangXiaofan QiuJingwei XuQingjie Ma
    • H03K19/0175
    • H03K17/165H03K17/0822H03K17/284H03K19/017509H03K2217/0027
    • A gate driver IC for driving an NMOS transistor having a drain coupled through a load to a power supply. A gate driver output drives the gate of the NMOS transistor. A comparator receives the drain voltage of the NMOS transistor and compares it to a reference voltage representative of a short circuit condition between the drain and the power supply. The comparator outputs a first value if the drain voltage is greater than the reference voltage and outputs a second value if the drain voltage is less than or equal to the reference voltage. Control circuitry receives the output of the first comparator and pulls the voltage of the gate driver output low if the comparator output is of the first value. Adaptive masking circuitry is operable, upon an application of an “on” signal to the gate driver output, to mask the output of the comparator such that a condition of the drain voltage being greater than the reference voltage does not cause the control circuitry to pull the voltage of the gate driver output low. The adaptive masking circuitry detects a Miller plateau in the gate voltage of the external NMOS transistor. The adaptive masking circuitry stops masking the output of the comparator after the end of the Miller plateau.
    • 一种用于驱动具有通过负载耦合到电源的漏极的NMOS晶体管的栅极驱动器IC。 栅极驱动器输出驱动NMOS晶体管的栅极。 比较器接收NMOS晶体管的漏极电压,并将其与表示漏极和电源之间的短路状态的参考电压进行比较。 如果漏极电压大于参考电压,则比较器输出第一值,并且如果漏极电压小于等于参考电压则输出第二值。 如果比较器输出为第一值,则控制电路接收第一比较器的输出并将栅极驱动器的电压拉低。 自适应屏蔽电路在对栅极驱动器输出施加“导通”信号时可操作以掩蔽比较器的输出,使得漏极电压大于参考电压的条件不会导致控制电路拉 栅极驱动器的电压输出低电平。 自适应屏蔽电路检测外部NMOS晶体管的栅极电压的米勒平台。 自适应屏蔽电路在米勒平台结束后停止屏蔽比较器的输出。
    • 4. 发明授权
    • Adaptive blanking timer for short circuit detection
    • 用于短路检测的自适应消隐定时器
    • US09520879B2
    • 2016-12-13
    • US14742540
    • 2015-06-17
    • Texas Instruments Incorporated
    • Ruochen ZhangXiaofan QiuJingwei XuQingjie Ma
    • H03B1/00H03K19/0175
    • H03K17/165H03K17/0822H03K17/284H03K19/017509H03K2217/0027
    • A gate driver IC for driving an NMOS transistor having a drain coupled through a load to a power supply. A gate driver output drives the gate of the NMOS transistor. A comparator receives the drain voltage of the NMOS transistor and compares it to a reference voltage representative of a short circuit condition between the drain and the power supply. The comparator outputs a first value if the drain voltage is greater than the reference voltage and outputs a second value if the drain voltage is less than or equal to the reference voltage. Control circuitry receives the output of the first comparator and pulls the voltage of the gate driver output low if the comparator output is of the first value. Adaptive masking circuitry is operable, upon an application of an “on” signal to the gate driver output, to mask the output of the comparator such that a condition of the drain voltage being greater than the reference voltage does not cause the control circuitry to pull the voltage of the gate driver output low. The adaptive masking circuitry detects a Miller plateau in the gate voltage of the external NMOS transistor. The adaptive masking circuitry stops masking the output of the comparator after the end of the Miller plateau.
    • 一种用于驱动具有通过负载耦合到电源的漏极的NMOS晶体管的栅极驱动器IC。 栅极驱动器输出驱动NMOS晶体管的栅极。 比较器接收NMOS晶体管的漏极电压,并将其与表示漏极和电源之间的短路状态的参考电压进行比较。 如果漏极电压大于参考电压,则比较器输出第一值,并且如果漏极电压小于等于参考电压则输出第二值。 如果比较器输出为第一值,则控制电路接收第一比较器的输出并将栅极驱动器的电压拉低。 自适应屏蔽电路在对栅极驱动器输出施加“导通”信号时可操作以掩蔽比较器的输出,使得漏极电压大于参考电压的条件不会导致控制电路拉 栅极驱动器的电压输出低电平。 自适应屏蔽电路检测外部NMOS晶体管的栅极电压的米勒平台。 自适应屏蔽电路在米勒平台结束后停止屏蔽比较器的输出。
    • 7. 发明申请
    • ADAPTIVE BLANKING TIMER FOR SHORT CIRCUIT DETECTION
    • 用于短路电路检测的自适应保护定时器
    • US20170070222A1
    • 2017-03-09
    • US15347380
    • 2016-11-09
    • TEXAS INSTRUMENTS INCORPORATED
    • Ruochen ZhangXiaofan QiuJingwei XuQingjie Ma
    • H03K17/16
    • H03K17/165H03K17/0822H03K17/284H03K19/017509H03K2217/0027
    • A gate driver IC for driving an NMOS transistor having a drain coupled through a load to a power supply. A gate driver output drives the gate of the NMOS transistor. A comparator receives the drain voltage of the NMOS transistor and compares it to a reference voltage representative of a short circuit condition between the drain and the power supply. The comparator outputs a first value if the drain voltage is greater than the reference voltage and outputs a second value if the drain voltage is less than or equal to the reference voltage. Control circuitry receives the output of the first comparator and pulls the voltage of the gate driver output low if the comparator output is of the first value. Adaptive masking circuitry is operable, upon an application of an “on” signal to the gate driver output, to mask the output of the comparator such that a condition of the drain voltage being greater than the reference voltage does not cause the control circuitry to pull the voltage of the gate driver output low. The adaptive masking circuitry detects a Miller plateau in the gate voltage of the external NMOS transistor. The adaptive masking circuitry stops masking the output of the comparator after the end of the Miller plateau.
    • 一种用于驱动具有通过负载耦合到电源的漏极的NMOS晶体管的栅极驱动器IC。 栅极驱动器输出驱动NMOS晶体管的栅极。 比较器接收NMOS晶体管的漏极电压,并将其与表示漏极和电源之间的短路状态的参考电压进行比较。 如果漏极电压大于参考电压,则比较器输出第一值,并且如果漏极电压小于等于参考电压则输出第二值。 如果比较器输出为第一值,则控制电路接收第一比较器的输出并将栅极驱动器的电压拉低。 自适应屏蔽电路在对栅极驱动器输出施加“导通”信号时可操作以掩蔽比较器的输出,使得漏极电压大于参考电压的条件不会导致控制电路拉 栅极驱动器的电压输出低电平。 自适应屏蔽电路检测外部NMOS晶体管的栅极电压的米勒平台。 自适应屏蔽电路在米勒平台结束后停止屏蔽比较器的输出。