会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Two-step analog-digital converting circuit and method
    • 两步模拟数字转换电路及方法
    • US08952314B2
    • 2015-02-10
    • US13616205
    • 2012-09-14
    • Yu Jin ParkKwi Sung YooSeung Hyun Lim
    • Yu Jin ParkKwi Sung YooSeung Hyun Lim
    • H01L27/00H03M1/16H03M1/12H03M1/56H04N5/374H04N5/378
    • H03M1/16H03M1/123H03M1/56H04N5/374H04N5/3742H04N5/378
    • A two-step analog-digital converting circuit includes a comparator, an upper bit counter and a pulse residue conversion unit. The comparator is configured to compare a ramp signal and an input signal, and to output a resulting comparative signal. The upper bit counter is configured to receive the comparative signal and a clock signal, and to output upper bit values corresponding to a first time interval between a generation time point of the ramp signal and a first edge of the clock signal, the first edge of the clock signal immediately preceding a state transition time point of the comparative signal. The pulse residue conversion unit is configured to receive the comparative signal and the clock signal, and to output lower bit values corresponding to a second time interval between the first edge of the clock signal and the state transition time point of the comparative signal.
    • 两步模拟数字转换电路包括比较器,高位计数器和脉冲残差转换单元。 比较器被配置为比较斜坡信号和输入信号,并输出结果比较信号。 高位计数器被配置为接收比较信号和时钟信号,并且输出对应于斜坡信号的生成时间点和时钟信号的第一边沿之间的第一时间间隔的高位值, 紧接在比较信号的状态转变时间点之前的时钟信号。 脉冲残余转换单元被配置为接收比较信号和时钟信号,并且输出与时钟信号的第一边沿和比较信号的状态转移时间点之间的第二时间间隔相对应的较低位值。
    • 9. 发明申请
    • CORRELATED DOUBLE SAMPLING CIRCUIT AND IMAGE SENSOR INCLUDING THE SAME
    • 相关的双重采样电路和包括其的图像传感器
    • US20120002093A1
    • 2012-01-05
    • US13171958
    • 2011-06-29
    • Wun-Ki JungSeog Heon HamDong Hun LeeKwi Sung YooMin Ho Kwon
    • Wun-Ki JungSeog Heon HamDong Hun LeeKwi Sung YooMin Ho Kwon
    • H04N5/335H03M3/00
    • H03M3/342H04N5/378
    • A correlated double sampling circuit includes a delta-sigma modulator, a selection circuit, and an accumulation circuit. The delta-sigma modulator is configured to receive an input signal, delta-sigma modulate the input signal, and output a modulation signal. The selection circuit is configured to invert the modulation signal and selectively output one of the modulation signal and an inverted modulation signal in response to a selection signal corresponding to an operation phase. The accumulation circuit is configured to generate a first accumulation result by performing an accumulation process on one of the modulation signal and the inverted modulation signal in a first operation phase, and generate a second accumulation result by performing the accumulation process on the first accumulation result and the other one of the modulation signal and the inverted modulation signal in a second operation phase.
    • 相关双采样电路包括Δ-Σ调制器,选择电路和累积电路。 Δ-Σ调制器被配置为接收输入信号,Δ-Σ调制输入信号,并输出调制信号。 选择电路被配置为响应于对应于操作阶段的选择信号,反转调制信号并选择性地输出调制信号和反相调制信号中的一个。 累积电路被配置为通过在第一操作阶段中对调制信号和反相调制信号之一执行累加处理来产生第一累加结果,并且通过对第一累积结果执行累积处理来生成第二累加结果,以及 在第二操作阶段中的另一个调制信号和反相调制信号。