会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明申请
    • SMU RF TRANSISTOR STABILITY ARRANGEMENT
    • SMU射频晶体管稳定性布置
    • US20140218064A1
    • 2014-08-07
    • US13901430
    • 2013-05-23
    • Keithley Instruments, Inc.
    • James A. Niemann
    • G01R31/26
    • G01R31/2601G01R31/2607G01R31/2612
    • An RF testing method and system by which a DC measurement pathway can also act like a properly terminated RF pathway. Achieving this requires that the output HI, LO, and Sense HI conductors are terminated in a frequency selective manner such that the terminations do not affect the SMU DC measurements. Once all SMU input/output impedances are controlled, as well as properly terminated to eliminate reflections, the high-speed devices will no longer oscillate during device testing, so long as the instruments maintain a high isolation from instrument-to-instrument (separate instruments are used on the gate and drain, or on the input and output of the device). The output of HI, LO and Sense HI conductors are coupled to various nodes of the DUT via three triaxial cables, the outer shieldings of which are coupled to each other and to an SMU ground.
    • RF测试方法和系统,通过该测试方法和系统,DC测量路径也可以像正确终止的RF路径那样起作用。 实现这一点要求输出HI,LO和Sense HI导体以频率选择性方式终止,使得终端不影响SMU DC测量。 一旦所有的SMU输入/输出阻抗被控制,并且正确终止以消除反射,高速器件将不再在器件测试期间振荡,只要仪器保持与仪器到仪器的高度隔离(分离的仪器 用于栅极和漏极,或器件的输入和输出)。 HI,LO和感测HI导体的输出通过三根三轴电缆耦合到DUT的各个节点,其外屏蔽彼此耦合并连接到SMU接地。
    • 6. 发明申请
    • POWER ENVELOPE CONTROLLER AND METHOD
    • 电力环境控制器和方法
    • US20140015612A1
    • 2014-01-16
    • US13549338
    • 2012-07-13
    • Martin J. Rice
    • Martin J. Rice
    • H03F3/16
    • H03F3/16H03F3/21
    • A power envelope controller configured for use with an amplification stage and method are disclosed. The power envelope controller includes voltage feedback input circuitry configured to receive a voltage feedback signal representing an internal voltage drop across the amplification stage and current feedback input circuitry configured to receive a current feedback signal representing an output current of the amplification stage. An analog multiplier is configured to generate an internal power dissipation signal representing the internal power dissipation of the amplification stage based on the voltage and current feedback signals. A comparator circuit is configured to compare the internal power dissipation signal to a power threshold and generate a power control error signal when the internal power dissipation of the amplification stage exceeds the threshold.
    • 公开了配置成与放大级和方法配合使用的功率包络控制器。 功率包络控制器包括电压反馈输入电路,电压反馈输入电路经配置以接收代表放大级两端的内部电压降的电压反馈信号,电流反馈输入电路经配置以接收表示放大级输出电流的电流反馈信号。 模拟乘法器被配置为基于电压和电流反馈信号产生表示放大级的内部功耗的内部功耗信号。 比较器电路被配置为当内部功耗信号与功率阈值进行比较时,当放大级的内部功耗超过阈值时,产生功率控制误差信号。
    • 7. 发明申请
    • Dynamic Current Limit Apparatus and Method
    • 动态电流限制装置和方法
    • US20130285629A1
    • 2013-10-31
    • US13591534
    • 2012-08-22
    • Gregory Sobolewski
    • Gregory Sobolewski
    • G05F1/56
    • G05F1/56G01R1/36G01R19/12H02H9/025
    • A dynamic current limiter circuit is disclosed. The dynamic current limiter includes an input node an output node. The dynamic current limiter also includes a current control valve coupled between the input and output nodes, the current control valve being configured to limit current flow between the input and output nodes based on a control input. The dynamic current limiter also includes a current change detector coupled between the input and output nodes, the current change detector being configured to detect a change in current through the input and output nodes and generate a control signal configured to drive the control input. The current control valve is configured to limit current flow between the input and output nodes in response to the current control signal.
    • 公开了一种动态电流限制器电路。 动态限流器包括输入节点和输出节点。 动态限流器还包括耦合在输入和输出节点之间的电流控制阀,电流控制阀被配置为基于控制输入来限制输入和输出节点之间的电流。 动态电流限制器还包括耦合在输入和输出节点之间的电流变化检测器,电流变化检测器被配置为检测通过输入和输出节点的电流变化,并产生被配置为驱动控制输入的控制信号。 电流控制阀被配置为响应于当前控制信号来限制输入和输出节点之间的电流流动。
    • 8. 发明授权
    • Low glitch multiple form C summing node switcher
    • 低毛刺多表C求和节点切换器
    • US07872481B1
    • 2011-01-18
    • US12113391
    • 2008-05-01
    • Wayne C. GoekeMartin J. Rice
    • Wayne C. GoekeMartin J. Rice
    • G01R31/302
    • G01R31/2889
    • A measurement system with selectable feedback paths includes a DUT interface including a first and a second DUT sensor, the first sensor being connected to a first feedback path for providing a measure of a first DUT characteristic, the second sensor being connected to a second feedback path for providing a measure of a second DUT characteristic, the sensors having a shared reference path and each feedback path including a set point adjustment; a differential amplifier system including differential inputs and differential outputs, the differential outputs being applied to the DUT interface; and a multi-pole switcher for connecting the differential inputs to either the first feedback path and the reference path or to the reference path and the second feedback path, respectfully. The first feedback path is selected to produce a desired first DUT characteristic or the second feedback path is selected to produce a second desired DUT characteristic.
    • 具有可选择的反馈路径的测量系统包括:DUT接口,包括第一和第二DUT传感器,第一传感器连接到第一反馈路径,用于提供第一DUT特性的测量,第二传感器连接到第二反馈路径 用于提供第二DUT特性的量度,所述传感器具有共享参考路径,并且每个反馈路径包括设定点调整; 包括差分输入和差分输出的差分放大器系统,差分输出被施加到DUT接口; 以及用于将差分输入连接到第一反馈路径和参考路径或者参考路径和第二反馈路径的多极切换器。 选择第一反馈路径以产生期望的第一DUT特性,或者选择第二反馈路径以产生第二期望的DUT特性。