专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US11921648B1 Statistic-based adaptive polling driver 有权
公开(公告)号：US11921648B1
公开(公告)日：2024-03-05
申请号：US17958810
申请日：2022-10-03
申请人： NetScout Systems Texas, LLC
发明人： Danny Lobo , Suhas Bhanushali , Russell Erikson , Edward Charles Lombardo , Michael Volante
IPC分类号： H04L41/5019 , G06F13/12 , H04L49/9047
CPC分类号： G06F13/128 , H04L49/9047
摘要： A processor having kernel space and user space and a method is provided. The method includes receiving in the user space at least one interface statistic about each hardware interface of one or more hardware interfaces receiving packets, wherein the at least one interface statistic is provided from the hardware interface. The method further includes dynamically adjusting, from within the user space, a priority at which each of the one or more hardware interfaces is polled as a function of the at least one interface statistic.

2. 发明公开

US20230409508A1 DATA FLOW MANAGEMENT 审中-公开
公开(公告)号：US20230409508A1
公开(公告)日：2023-12-21
申请号：US18211180
申请日：2023-06-16
申请人： XConn Technologies Holdings, Inc.
发明人： Christopher Helps , Yan Fan
IPC分类号： G06F13/42 , G06F13/16 , G06F13/12
CPC分类号： G06F13/423 , G06F13/1673 , G06F13/128
摘要： A switch is described. The switch includes a plurality of ports, a plurality of port logic modules, a memory, and a switch fabric. Transactions ingress and egress the switch via the ports. The port logic modules are coupled with the ports. Each port logic module has core clock domain logic for a core clock domain specific to a corresponding port. The memory includes banks. The memory and the switch fabric have a system clock domain. The core clock domain for each of the port logic modules is different from the system clock domain.

3. 发明授权

US11669468B2 Interconnect module for smart I/O 有权
公开(公告)号：US11669468B2
公开(公告)日：2023-06-06
申请号：US16860038
申请日：2020-04-27
申请人： HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
发明人： Harish Bantwal Kamath , Michael Lee Witkowski
IPC分类号： G06F13/12 , G06F13/38 , H04L47/125 , G06F9/4401 , G06F13/36
CPC分类号： G06F13/128 , G06F9/4411 , G06F13/36 , G06F13/385 , H04L47/125
摘要： An interconnect module (ICM) having at least two internal data paths is provided. The ICM determines if a connected network interface card (NIC) supports a division of work between the NIC and the ICM. NICs may be standard NICs, advanced NICs (ANICs), or smart NICs (SNICs). The ICM may perform a different amount of processing for network packets received from different devices based on the division of work previously identified. Some NICs may preprocess network packets with respect to switching and routing processing to allow the ICM to bypass that functionality for those packets. Packets received from devices not providing a division of work receive full processing including switching and routing processing. Devices may be grouped to either a switching and routing group or a virtual bypass group such that data received from devices associated with the virtual bypass group may bypass selected processing typically performed by the ICM.

4. 发明授权

US11657031B2 Apparatus and method for generating data quality information of electric power equipment 有权
公开(公告)号：US11657031B2
公开(公告)日：2023-05-23
申请号：US16068642
申请日：2017-06-22
申请人： Korea Electric Power Corporation
发明人： Chung Hyo Kim , Jun Churl Yoon , Young Sung Lee , Yong Hun Lim , Seong Ho Ju
IPC分类号： G06F7/00 , G06F17/00 , G06F16/23 , G06F16/22 , G01R21/133 , G06F13/12
CPC分类号： G06F16/2358 , G01R21/133 , G06F13/128 , G06F16/2282 , G06F16/2365
摘要： The present invention relates to an apparatus for generating data quality information of electric power equipment, the apparatus including a data collector configured to collect a piece of measured data of electric power equipment, a storage configured to store a previous value and a set value for the piece of measured data, and a quality value generator configured to generate a quality value for the piece of measured data by applying the piece of measured data, the previous value, and the set value to a predetermined logic circuit.

5. 发明授权

US11645062B2 Software update device and software update system 有权
公开(公告)号：US11645062B2
公开(公告)日：2023-05-09
申请号：US16473929
申请日：2017-10-26
申请人： Clarion Co., Ltd.
发明人： Kyouichi Nakaguma , Hidetoshi Teraoka , Tomochika Ozaki , Hiroshi Kodaka , Tsuneo Sobue
IPC分类号： G06F8/65 , G06F9/4401 , G06F9/445 , G06F13/12 , G07C5/00 , G07C5/02 , H04L67/00
CPC分类号： G06F8/65 , G06F9/445 , G06F9/4411 , G06F13/128 , G07C5/008 , G07C5/02 , H04L67/34
摘要： A software update device includes a reception unit that receives update data from the server; an update unit that updates software using the update data; a communication interface that communicates with the other software update devices; an update timing reception unit that receives from the server an update timing in which conditions for updating the software including a reception of an update trigger are described; a notification information reception unit that receives notification information including conditions for transmitting the update trigger to another software update device; an update trigger notification unit that transmits the update trigger to the other software update devices; an update trigger reception unit that receives the update trigger from the other software update devices; and an update start determination unit that causes the update unit to update the software when it is determined that all the conditions described in the update timing are satisfied.

6. 发明授权

US10019396B2 Systems and methods for adaptive interrupt coalescing in a converged network 有权
公开(公告)号：US10019396B2
公开(公告)日：2018-07-10
申请号：US15131970
申请日：2016-04-18
申请人： Dell Products L.P.
发明人： Vinay Sawal , Vivek Dharmadhikari , Swaminathan Sundararaman
IPC分类号： G06F13/12 , G06F13/26 , G06F13/24
CPC分类号： G06F13/26 , G06F13/128 , G06F13/24
摘要： An information handling system is provided. The information handling system includes an information handling device having one or more processors in communication with a network interface card. The network interface card includes one or more interfaces for receiving frames the information handling device is coupled to an external network device. The device also includes a memory that is in communication with the one or more processors and stores a classification matrix. The classification matrix is used to generate a current interrupt throttling rate from a plurality of candidate interrupt throttling rates that are applied to the received frames according to at least two properties of each frame of the received frames. A method for providing adaptive interrupt coalescing is also provided.

7. 发明授权

US09794120B2 Managing network configurations in a server system 有权
公开(公告)号：US09794120B2
公开(公告)日：2017-10-17
申请号：US14686217
申请日：2015-04-14
申请人： Quanta Computer Inc.
发明人： Le-Sheng Chou , Sz-Chin Shih
IPC分类号： H04L12/24 , G06F13/38 , G06F13/12
CPC分类号： H04L41/0816 , G06F13/128 , G06F13/385 , H04L41/20
摘要： A controller in a server system can determine whether to share a network connection of the server system. In response to determining to share the network connection, the controller can disable a dedicated network connection between the controller and a network interface controller (NIC) in the server system, enable a first shared network connection between the controller and a computing module in the server system, and enable a second shared network connection between the computing module and the NIC. In response to determining not to share the network connection, the controller can enable the dedicated network connection between the controller and the NIC.

8. 发明申请

US20170214774A1 COMMUNICATION TRAFFIC PROCESSING ARCHITECTURES AND METHODS 审中-公开
公开(公告)号：US20170214774A1
公开(公告)日：2017-07-27
申请号：US15481768
申请日：2017-04-07
申请人： REALTEK SINGAPORE PTE LTD
发明人： Charles Chen , Ryan Patrick Donohue , Donggun Keung , Xi Chen , Xiaochong Cao , Zeineddine Chair
IPC分类号： H04L29/06 , G06F9/50 , H04L29/08 , H04L12/801 , G06F13/38
CPC分类号： H04L69/08 , G06F9/50 , G06F13/128 , G06F13/385 , H04L12/46 , H04L12/4633 , H04L12/4641 , H04L29/06 , H04L47/6275 , H04L63/0272 , H04L63/0485 , H04L67/02 , H04L69/12 , H04L69/321
摘要： Communication traffic processing architectures and methods are disclosed. Processing load on main Central Processing Units (CPUs) can be alleviated by offloading data processing tasks to separate hardware. In one implementation, a processing architecture includes a main processor configured to execute a first portion of a driver software to perform protocol control and management task associated with control or management packets in a packet-based protocol according to which packets are received from a device, an offload processor configured to execute a second portion of the driver software to perform data processing task for data packets received according to the packet-based protocol, an interface to enable communication with the device, and an interconnect coupled to the main processor, to the offload subsystem, and to the interface.

9. 发明申请

US20160330283A1 Data Storage Method and Network Interface Card 审中-公开
标题翻译：数据存储方法和网络接口卡
公开(公告)号：US20160330283A1
公开(公告)日：2016-11-10
申请号：US15216477
申请日：2016-07-21
申请人： Huawei Technologies Co., Ltd.
发明人： Feili Qian
IPC分类号： H04L29/08 , G06F13/28
CPC分类号： H04L67/1097 , G06F13/128 , G06F13/28 , H04L29/06 , H04L69/16
摘要： A data storage method and a network interface card, where in this solution, buffered unsolicited data is written, in a direct memory access (DMA) manner, into storage space that corresponds to a destination address corresponding to the unsolicited data, and a rate of writing data in the DMA manner is higher than a rate of writing data in a copying manner. Therefore, time required in a data storage process is shortened and a storage efficiency is improved. In addition, because a write operation is performed by hardware of the network interface card, consumption of central processing unit (CPU) resources is reduced, which further reduces impact on processing rates of other application programs.
摘要翻译：一种数据存储方法和网络接口卡，其中在该解决方案中，以直接存储器访问（DMA）方式将缓冲的未经请求的数据写入与对应于非请求数据的目的地地址对应的存储空间中，以DMA方式写入数据高于以复制方式写入数据的速率。因此，数据存储处理所需的时间缩短，存储效率提高。此外，由于通过网络接口卡的硬件执行写入操作，所以减少了中央处理单元（CPU）资源的消耗，这进一步降低了对其他应用程序的处理速率的影响。

10. 发明授权

US09374325B2 Hash perturbation with queue management in data communication 有权
标题翻译：哈希扰动与数据通信中的队列管理
公开(公告)号：US09374325B2
公开(公告)日：2016-06-21
申请号：US14099310
申请日：2013-12-06
申请人： GlobalFoundries Inc.
发明人： Paul Edward McKenney
IPC分类号： G06F12/08 , G06F3/06 , H04L12/883 , G06F13/12 , H04L12/743 , H04L12/861
CPC分类号： H04L49/9021 , G06F3/0611 , G06F12/0864 , G06F13/128 , G06F2003/0691 , H04L45/7453 , H04L49/90 , H04L49/9068
摘要： A method for hash perturbation with queue management in data communication is provided. Using a first set of old queues corresponding to a first hash function, a set of data packets corresponding to a set of session is queued. At a first time, the first hash function is changed to a second hash function. A second set of new queues is created corresponding to the second hash function. A data packet is dequeued from a first old queue in a set of old queues. A second data packet is selected from a second queue in the set of old queues. A new hash value is computed for the second data packet using the second hash function. The second data packet is queued in a first new queue such that the second packet is in position to be delivered first from the first new queue.
摘要翻译：提供了一种在数据通信中使用队列管理进行散列扰动的方法。使用对应于第一散列函数的第一组旧队列，对应于一组会话的一组数据分组被排队。第一次将第一个散列函数改变为第二个散列函数。对应于第二散列函数创建第二组新队列。数据包从一组旧队列中的第一个旧队列出队。从一组旧队列中的第二队列中选择第二数据分组。使用第二散列函数为第二数据分组计算新的哈希值。第二数据分组在第一新队列中排队，使得第二分组处于首先从第一新队列传送的位置。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式