专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20010016016A1 POWER AMPLIFICATION USING A DIRECT-UPCONVERTING QUADRATURE MIXER TOPOLOGY 有权
标题翻译：使用直接逆变器混合器拓扑的功率放大
公开(公告)号：US20010016016A1
公开(公告)日：2001-08-23
申请号：US09318482
申请日：1999-05-25
发明人： DONALD BRIAN EIDSON , ROBERT EDMUND GRANGE
IPC分类号： H03C003/00 , H03K007/06 , H04L027/12
CPC分类号： H04L27/2071 , H03C3/40 , H03D7/1433 , H03D7/1441 , H03D7/1458 , H03D7/165 , H03D2200/0007 , H03F3/211
摘要： A power amplifier for use in a wireless communication system operates like a quadrature mixer with conversion gain. The amplifier includes a local oscillator that generates two reference signals 90null out of phase with respect to each other. Four quadrature mixer elements receive signals representing the in-phase and quadrature components of a baseband signal. Each quadrature mixer amplifies the in-phase or the quadrature component of the baseband signal while upconverting with the corresponding reference signal.
摘要翻译：用于无线通信系统的功率放大器像具有转换增益的正交混频器一样工作。放大器包括本地振荡器，其产生相对于彼此90°异相的两个参考信号。四个正交混频器元件接收表示基带信号的同相和正交分量的信号。每个正交混频器在用相应的参考信号上变频的同时放大基带信号的同相或正交分量。

2. 发明授权

US5649288A Dual-function double balanced mixer circuit 失效
标题翻译：双功能双平衡混频电路
公开(公告)号：US5649288A
公开(公告)日：1997-07-15
申请号：US468019
申请日：1995-06-06
申请人： John P. De Loe, Jr. , He Feng Wang
发明人： John P. De Loe, Jr. , He Feng Wang
IPC分类号： H03D7/14 , H04B1/04 , H04Q7/00 , H04Q9/00
CPC分类号： H03D7/1425 , H03D7/1408 , H03D7/1433 , H03D7/1458 , H03D2200/0007 , H03D2200/0023 , H03D2200/0025 , H04B2001/0491
摘要： A circuit for connecting multiple signal paths within a multi-mode communication device includes a double balanced mixer circuit selectively functioning as a modulation switch during an unbalanced state. As applied to a transmit section of a CDMA/FM cellular telephone, a dual-function double balanced mixer circuit connects a CDMA IF signal path with an FM audio signal path. The double balanced mixer circuit includes a double balanced mixer connected through oscillator input to an external LC (inductor-capacitor) tank connected to both a PLL (phase lock loop) and an FM audio signal. One signal input of the double balanced mixer receives a CDMA low IF signal, while the other double balanced mixer signal input is connected to a microprocessor-controlled switch for selectively unbalancing the balanced mixer while in the FM mode of operation.
摘要翻译：用于在多模式通信设备内连接多个信号路径的电路包括双平衡混频器电路，其在不平衡状态期间选择性地用作调制开关。如应用于CDMA / FM蜂窝电话的发射部分，双功能双平衡混频器电路将CDMA IF信号路径与FM音频信号路径相连接。双平衡混频器电路包括通过振荡器输入连接到连接到PLL（锁相环）和FM音频信号的外部LC（电感 - 电容））箱的双平衡混频器。双平衡混频器的一个信号输入接收CDMA低IF信号，而另一个双平衡混频器信号输入连接到微处理器控制的开关，用于在FM操作模式下选择性地平衡平衡混频器。

3. 发明授权

US4670674A Analog and aperiodic frequency divide-by-two circuit 失效
标题翻译：模拟和非周期频率分频电路
公开(公告)号：US4670674A
公开(公告)日：1987-06-02
申请号：US584912
申请日：1984-02-29
申请人： Gerard Kantorowicz , Didier Kaminsky
发明人： Gerard Kantorowicz , Didier Kaminsky
IPC分类号： H03B19/00 , H03B19/14 , H03B21/02 , H03K17/16
CPC分类号： H03B19/14 , H03B21/02 , H03B2200/0032 , H03D2200/0007
摘要： A frequency divide-by-two circuit capable of operating from substantially DC up to the maximum operating frequency of the component devices. First and second mixer stages receive the signal to be divided and its antiphase complement. The mixer output signals are amplified and summed. A portion of the sum signal is fed back to the other inputs of the mixers. The mixing amplifying and summing functions can all be performed by two FETs each having two gates. The divider can be integrated on a single chip since it does not make use of a filter. It can be used at frequencies of up to about 25 GHz.
摘要翻译：一个频率分频电路，能够从基本上直到最高工作频率的零部件运行。第一和第二混频器级接收待分割的信号及其反相互补码。混频器输出信号被放大和相加。总和信号的一部分被反馈到混频器的其他输入端。混合放大和求和功能都可以由两个具有两个栅极的FET执行。分频器可以集成在单个芯片上，因为它不使用滤波器。它可以在高达约25 GHz的频率下使用。

4. 发明授权

US4605909A Dual gate FET oscillator mixer 失效
标题翻译：双栅FET振荡器混频器
公开(公告)号：US4605909A
公开(公告)日：1986-08-12
申请号：US343147
申请日：1982-01-28
申请人： Christos Tsironis
发明人： Christos Tsironis
IPC分类号： H03B5/18 , H03D7/12 , H03D9/06
CPC分类号： H03D9/0675 , H03B5/1876 , H03D7/125 , H03B2200/0032 , H03B2200/0062 , H03B5/1852 , H03D2200/0007
摘要： An oscillator-mixer arrangement including a dual-gate field effect transistor of the Schottky type for supplying an intermediate frequency output signal. The output signal is obtained by subtractively mixing a high frequency input signal and a signal produced in the arrangement. The input signal is applied to the first gate electrode (G.sub.1), the produced signal is controlled by the second gate electrode (G.sub.2), and the output signal is recovered at the drain electrode (D), while the source electrode (S) is directly connected to ground. A micro-strip line having a characteristic impedance Z.sub.O which is electromagnetically coupled to a dielectric resonator and loaded by an impedance (Z.sub.O) is connected to the second gate electrode (G.sub.2). The arrangement is intended to be included in a receiver front end assembly for very high frequency waves, typically of a frequency of 12 GHz, used for broadcasting radio-television programs by artificial satellites.
摘要翻译：一种振荡器 - 混频器装置，包括用于提供中频输出信号的肖特基型双栅场效应晶体管。通过将高频输入信号和在该装置中产生的信号相减而获得输出信号。输入信号施加到第一栅电极（G1），所产生的信号由第二栅电极（G2）控制，输出信号在漏电极（D）处恢复，源电极（S）为直接连接到地面。具有与介质谐振器电磁耦合并由阻抗（ZO）加载的特征阻抗ZO的微带线连接到第二栅电极（G2）。该装置旨在被包括在用于通过人造卫星广播无线电电视节目的非常高频率（通常为12GHz的频率）的接收机前端组件中。

5. 发明授权

US4596955A Phase-locked loop and device for demodulating frequency modulated signals, comprising such a loop 失效
标题翻译：用于解调频率调制信号的锁相环和装置，包括这样一个环路
公开(公告)号：US4596955A
公开(公告)日：1986-06-24
申请号：US604716
申请日：1984-04-27
申请人： Philippe N. Horvat , Joel P. Gris
发明人： Philippe N. Horvat , Joel P. Gris
IPC分类号： H03B5/12 , H03D3/02 , H03D3/24 , H03L7/099 , H03L7/24 , H04L7/033 , H04N7/00 , H04N7/20 , H03D3/00
CPC分类号： H03D3/241 , H03B5/1203 , H03B5/1228 , H03B5/1243 , H03D2200/0007
摘要： Phase-locked loop, comprising Hartley-type oscillator being formed with a dual-gate field effect transistor (10), whose gates (G.sub.2) and (G.sub.1) constitute the phase-comparison inputs of the loop and whose drain is coupled, optionally via a low-pass loop filter (35), to the input of the feedback circuit, this feedback circuit being connected to the tuning circuit of the oscillator.
摘要翻译：锁相环包括由双栅场效应晶体管（10）形成的哈特利型振荡器，其栅极（G2）和（G1）构成环路的相位比较输入，并且其漏极耦合，可选地经由低通环路滤波器（35）到反馈电路的输入端，该反馈电路连接到振荡器的调谐电路。

6. 发明申请

US20080032657A1 Mixer-system with gain-blocks and switches 有权
标题翻译：混音器系统带增益块和开关
公开(公告)号：US20080032657A1
公开(公告)日：2008-02-07
申请号：US11871338
申请日：2007-10-12
申请人： Ernst Nordholt
发明人： Ernst Nordholt
IPC分类号： H04B1/18 , H04B1/28
CPC分类号： H03D7/145 , H03D7/1433 , H03D7/1441 , H03D7/1458 , H03D7/1491 , H03D2200/0007 , H03D2200/0025
摘要： Mixer-systems comprising gain-blocks (1-4) and switches (5-8) have a flexibility depending upon their configuration (insight) and are made more flexible (basic idea) by supplying data input signals to the gain-blocks (1-4) and oscillation signals to the switches (5-6) for switching couplings between the gain-blocks (1-4). A switch (5-6) comprises a switch-transistor and a gain-block (1-4) either comprises a gain-block-transistor or comprises five gain-block-transistors for increasing the linearity of the mixer-system. The switches (5-6) have main electrodes which in the balanced situation are all coupled via four impedances (13-16) to the gain-blocks (1-4). In the single ended situation two main electrodes are coupled via two impedances (13,15,18,20) to the gain-blocks (1-4) and two others are coupled directly to the gain-blocks (1-4). By introducing further switches (7-8) parallel to the switches (5-6), harmonics can be suppressed. The basic mixer-system has an improved performance which can be further improved easily.
摘要翻译：包括增益块（1-4）和开关（5-8）的混频器系统根据其配置（洞察）具有灵活性，并且通过向增益块（1）提供数据输入信号而变得更灵活（基本思想） - 4）和振荡信号到开关（5 - 6），用于切换增益块（1-4）之间的耦合。开关（5-6）包括开关晶体管和增益块（1-4），其包括增益块晶体管或包括用于增加混频器系统的线性度的五个增益块晶体管。开关（5-6）具有在平衡状态下的四个阻抗（13-16）连接到增益块（1-4）的主电极。在单端情况下，两个主电极经由两个阻抗（13,15,18,20）耦合到增益块（1 - 4），另外两个主电极直接耦合到增益块（1 - 4）。通过引入平行于开关（5-6）的另外的开关（7-8），可以抑制谐波。基本的混合器系统具有改进的性能，可以容易地进一步改善。

7. 发明申请

US20060252401A1 Systems and method for a highly linear, low power mixer 有权
标题翻译：高线性，低功率混合器的系统和方法
公开(公告)号：US20060252401A1
公开(公告)日：2006-11-09
申请号：US11096217
申请日：2005-03-31
申请人： Ray Rosik , Mark Santini , Weinan Gao
发明人： Ray Rosik , Mark Santini , Weinan Gao
IPC分类号： H04B1/18 , H04B1/26
CPC分类号： H03D7/1441 , H03D7/1433 , H03D7/1458 , H03D7/1491 , H03D2200/0007 , H03D2200/0084 , H03D2200/009
摘要： A mixer for use in a transceiver comprises an LO switching pair and a folded transconductor. The mixer can be used as an upconversion or down conversion mixer and provides increased headroom and linearity, while still reducing current consumption. The mixer can be configured for differential inputs and outputs and the folded transconductor can comprises a MOSFET differential pair.
摘要翻译：用于收发器的混频器包括LO开关对和折叠的跨导体。混频器可用作上变频或下变频混频器，并提供增加的余量和线性度，同时仍降低电流消耗。混频器可以配置为差分输入和输出，折叠的跨导体可以包括MOSFET差分对。

8. 发明授权

US5893030A Dual-function double balanced mixer circuit 失效
标题翻译：双功能双平衡混频电路
公开(公告)号：US5893030A
公开(公告)日：1999-04-06
申请号：US249261
申请日：1994-05-25
申请人： John P. De Loe, Jr. , He Feng Wang
发明人： John P. De Loe, Jr. , He Feng Wang
IPC分类号： H03D7/14 , H04B1/04 , H04B1/26
CPC分类号： H03D7/1425 , H03D7/1408 , H03D7/1433 , H03D7/1458 , H03D2200/0007 , H03D2200/0023 , H03D2200/0025 , H04B2001/0491
摘要： A circuit for connecting multiple signal paths within a multi-mode communication device includes a double balanced mixer circuit selectively functioning as a modulation switch during an unbalanced state. As applied to a transmit section of a CDMA/FM cellular telephone, a dual-function double balanced mixer circuit connects a CDMA IF signal path with an FM audio signal path. The double balanced mixer circuit includes a double balanced mixer connected through oscillator input to an external LC (inductor-capacitor) tank connected to both a PLL (phase lock loop) and an FM audio signal. One signal input of the double balanced mixer receives a CDMA low IF signal, while the other double balanced mixer signal input is connected to a microprocessor-controlled switch for selectively unbalancing the balanced mixer while in the FM mode of operation.
摘要翻译：用于在多模式通信设备内连接多个信号路径的电路包括双平衡混频器电路，其在不平衡状态期间选择性地用作调制开关。如应用于CDMA / FM蜂窝电话的发射部分，双功能双平衡混频器电路将CDMA IF信号路径与FM音频信号路径相连接。双平衡混频器电路包括通过振荡器输入连接到连接到PLL（锁相环）和FM音频信号的外部LC（电感 - 电容））箱的双平衡混频器。双平衡混频器的一个信号输入接收CDMA低IF信号，而另一个双平衡混频器信号输入连接到微处理器控制的开关，用于在FM操作模式下选择性地平衡平衡混频器。

9. 发明授权

US5355534A Frequency mixing circuit having automatic gain control function 失效
标题翻译：混频电路具有自动增益控制功能
公开(公告)号：US5355534A
公开(公告)日：1994-10-11
申请号：US989548
申请日：1992-12-11
申请人： Katsuji Kimura
发明人： Katsuji Kimura
IPC分类号： H03D7/12 , H03D7/14 , H03G3/30 , H04B1/28 , H03B19/06
CPC分类号： H03G3/3084 , H03D7/1433 , H03D7/1491 , H03D2200/0007 , H03D2200/0025 , H03D2200/0088
摘要： A frequency mixing circuit which comprises first to fourth unbalanced differential pairs each composed of two transistors whose emitter are ratio is K:1 (K>1), and first to fourth transistors each for driving the pairs. In the pairs, the collectors of the transistors smaller in emitter area are connected, and the collectors of the transistors larger in emitter area are connected to form an output terminals pair. In the first and second pairs, the bases of the transistors having each smaller and larger emitter areas are connected to form a first input terminals pair. In the third and fourth pairs, the bases of the transistors having each smaller and larger emitter areas are connected to form a second input terminals pair. The respective one terminals of the first and second input terminals pairs are connected to be applied with a signal voltage VRF. The respective other terminals of the first and second input terminals pairs are respectively applied with voltages .+-.(1/2)VAGC. The bases of the first to fourth transistors are applied with a signal voltage VLO. Wide range AGC function can be provided stably.
摘要翻译：一种混频电路，包括由发射极比为K：1（K> 1）的两个晶体管组成的第一至第四不平衡差分对，以及用于驱动该对的第一至第四晶体管。在这些对中，发射极区域中较小的晶体管的集电极被连接，并且在发射极区域中较大的晶体管的集电极被连接以形成输出端子对。在第一对和第二对中，具有每个较小和较大发射极区域的晶体管的基极被连接以形成第一输入端子对。在第三和第四对中，具有每个较小和较大发射极区的晶体管的基极被连接以形成第二输入端对。连接第一和第二输入端子对的相应一个端子以施加信号电压VRF。第一和第二输入端子对的各个其它端子分别施加电压+/-（1/2）VAGC。第一至第四晶体管的基极施加信号电压VLO。可以稳定地提供宽范围的AGC功能。

10. 发明授权

US4751744A Monolithic distributed mixer 失效
标题翻译：单片分布式混频器
公开(公告)号：US4751744A
公开(公告)日：1988-06-14
申请号：US737770
申请日：1985-05-28
申请人： Anthony M. Pavio, Jr.
发明人： Anthony M. Pavio, Jr.
IPC分类号： H03D7/00 , H03D7/12 , H03D9/06 , H04B1/28 , H04B1/26
CPC分类号： H03D9/0675 , H03D2200/0007 , H03D2200/0076 , H03D7/125
摘要： A monolithic distributed mixer includes a plurality of dual gate field effect transistors (FETs) and first and second corresponding pluralities of T shaped constant K-filters connected respectively to first and second gates of the dual gate FETs for delaying in time the LO and RF voltages applied thereto whereby the phase shift is the same at each filter and the phase difference between the LO and RF at each FET is equal. Thus, the IF energy developed at each drain is in phase. The plurality of dual gate FETs have their drains commonly connected for summing the IF outputs thereof to provide a flat response throughout the bandwidth which is limited only by the cutoff voltages of the FETs or first and second pluralities of K-filters which act as low pass filters.
摘要翻译：单片分布式混频器包括多个双栅极场效应晶体管（FET）以及分别连接到双栅极FET的第一和第二栅极的第一和第二对应多个T形常数K滤波器，用于在时间上延迟LO和RF电压每个滤波器上的相移相同，并且每个FET处的LO和RF之间的相位差相等。因此，在每个漏极处产生的IF能量是同相的。多个双栅极FET通常连接其漏极，用于对其IF输出求和，以提供整个带宽中的平坦响应，该带宽仅受限于FET或第一和第二多个K滤波器的截止电压的限制，这些K滤波器作为低通过滤器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式