专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20060104303A1 Packet coalescing 有权
公开(公告)号：US20060104303A1
公开(公告)日：2006-05-18
申请号：US10991239
申请日：2004-11-16
申请人： Srihari Makineni , Ravi Iyer , Dave Minturn , Sujoy Sen , Donald Newell , Li Zhao
发明人： Srihari Makineni , Ravi Iyer , Dave Minturn , Sujoy Sen , Donald Newell , Li Zhao
IPC分类号： H04L12/28
CPC分类号： H04L45/74 , H04L49/20 , H04L69/16 , H04L69/161 , H04L69/166
摘要： In general, in one aspect, the disclosures describes a method that includes receiving multiple ingress Internet Protocol packets, each of the multiple ingress Internet Protocol packets having an Internet Protocol header and a Transmission Control Protocol segment having a Transmission Control Protocol header and a Transmission Control Protocol payload, where the multiple packets belonging to a same Transmission Control Protocol/Internet Protocol flow. The method also includes preparing an Internet Protocol packet having a single Internet Protocol header and a single Transmission Control Protocol segment having a single Transmission Control Protocol header and a single payload formed by a combination of the Transmission Control Protocol segment payloads of the multiple Internet Protocol packets. The method further includes generating a signal that causes receive processing of the Internet Protocol packet.

12. 发明申请

US20060031588A1 Distributing timers across processors 失效
标题翻译：在处理器之间分配计时器
公开(公告)号：US20060031588A1
公开(公告)日：2006-02-09
申请号：US10882521
申请日：2004-06-30
申请人： Sujoy Sen , Linden Cornett , Prafulla Deuskar , David Minturn
发明人： Sujoy Sen , Linden Cornett , Prafulla Deuskar , David Minturn
IPC分类号： G06F15/16 , G06F1/12
CPC分类号： H04L69/16 , H04L69/161 , H04L69/28
摘要： In general, in one aspect, the disclosure describes a method of maintaining network protocol timers in data structures associated with different respective processors in a multi-processor system. The timers accessed by a respective one of the processors include timers of connections mapped to the processor.
摘要翻译：通常，在一个方面，本公开描述了在多处理器系统中维护与不同相应处理器相关联的数据结构中的网络协议定时器的方法。由相应的一个处理器访问的定时器包括映射到处理器的连接的定时器。

13. 发明授权

US08386626B2 Transmit scaling using multiple queues 有权
标题翻译：使用多个队列发送缩放
公开(公告)号：US08386626B2
公开(公告)日：2013-02-26
申请号：US13168403
申请日：2011-06-24
申请人： Anil Vasudevan , Sujoy Sen , Partha Sarangam
发明人： Anil Vasudevan , Sujoy Sen , Partha Sarangam
IPC分类号： G06F15/16 , H04J3/00 , G06F3/00
CPC分类号： H04L47/622 , H04L47/2475 , H04L49/90 , H04L49/9047 , H04L49/9063 , H04L49/9094 , H04L69/12 , H04L69/32
摘要： According to some embodiments, it may be determined, at a first processing element of a device with a plurality of processing elements, that first data is to be transmitted in association with a first network connection. A first entry associated with the first data may then be stored into a first of a plurality of transmit queues. It may subsequently be determined, at a second processing element of the device, that second data is to be transmitted in association with the first network connection. A second entry associated with the second data may then be stored into a second of the plurality of transmit queues.
摘要翻译：根据一些实施例，可以在具有多个处理元件的设备的第一处理元件处确定要与第一网络连接相关联地发送第一数据。然后可以将与第一数据相关联的第一条目存储在多个发送队列中的第一个中。随后可以在设备的第二处理元件处确定与第一网络连接相关联地发送第二数据。然后可以将与第二数据相关联的第二条目存储到多个发送队列中的第二条目中。

14. 发明授权

US08085769B2 Scaling egress network traffic 有权
标题翻译：扩展出口网络流量
公开(公告)号：US08085769B2
公开(公告)日：2011-12-27
申请号：US12877072
申请日：2010-09-07
申请人： Linden Cornett , Parthasarathy Sarangam , Sujoy Sen
发明人： Linden Cornett , Parthasarathy Sarangam , Sujoy Sen
IPC分类号： H04L12/28 , H04L12/56
CPC分类号： H04L45/7453 , H04L45/021 , H04L47/10 , H04L47/125 , H04L47/13 , H04L47/22 , H04L47/50 , H04L47/621 , H04L47/6225 , H04L47/6295
摘要： In an embodiment, a method is provided. The method of this embodiment provides generating one or more packets of data, the one or more packets of data being associated with a connection; and associating the one or more packets with one of a plurality of transmit queues based, at least in part, on the connection associated with the one or more packets.
摘要翻译：在一个实施例中，提供了一种方法。该实施例的方法提供生成一个或多个数据分组，所述一个或多个数据分组与连接相关联; 以及至少部分地基于与所述一个或多个分组相关联的连接来将所述一个或多个分组与多个传输队列中的一个相关联。

15. 发明授权

US07991875B2 Link level retry scheme 有权
标题翻译：链路级重试方案
公开(公告)号：US07991875B2
公开(公告)日：2011-08-02
申请号：US11326982
申请日：2006-01-06
申请人： Ching-Tsun Chou , Suresh Chittor , Andalib Khan , Akhilesh Kumar , Phanindra K. Mannava , Rajee S. Ram , Sujoy Sen , Srinand Venkatesan , Kiran Padwekar
发明人： Ching-Tsun Chou , Suresh Chittor , Andalib Khan , Akhilesh Kumar , Phanindra K. Mannava , Rajee S. Ram , Sujoy Sen , Srinand Venkatesan , Kiran Padwekar
IPC分类号： G06F15/173 , G06F15/16 , G06F11/00 , G01R31/08 , H04L1/00 , H04L12/56 , H04L12/28 , H04L1/18 , H04J3/24
CPC分类号： H04L1/188 , H04L1/1614 , H04L1/1671 , H04L1/1874 , H04L29/06 , H04L69/324 , H04L2001/125
摘要： A link layer system is provided. The link layer system a first link layer control module and a retry queue for storing a transmitted data packet. The retry control module is coupled to the first link layer control module, which directs the retry queue to discard the transmitted data packet when an acknowledgment bit is received by the first link layer control module.
摘要翻译：提供了一个链路层系统。链路层系统是第一链路层控制模块和用于存储传输的数据分组的重试队列。重试控制模块耦合到第一链路层控制模块，当第一链路层控制模块接收到确认位时，引导重试队列丢弃所发送的数据分组。

16. 发明申请

US20110090920A1 PACKET COALESCING 有权
标题翻译：包装包装
公开(公告)号：US20110090920A1
公开(公告)日：2011-04-21
申请号：US12980682
申请日：2010-12-29
申请人： Srihari Makineni , Ravi Iyer , Dave Minturn , Sujoy Sen , Donald Newell , Li Zhao
发明人： Srihari Makineni , Ravi Iyer , Dave Minturn , Sujoy Sen , Donald Newell , Li Zhao
IPC分类号： H04L12/66
CPC分类号： H04L45/74 , H04L49/20 , H04L69/16 , H04L69/161 , H04L69/166
摘要： In general, in one aspect, the disclosures describes a method that includes receiving multiple ingress Internet Protocol packets, each of the multiple ingress Internet Protocol packets having an Internet Protocol header and a Transmission Control Protocol segment having a Transmission Control Protocol header and a Transmission Control Protocol payload, where the multiple packets belonging to a same Transmission Control Protocol/Internet Protocol flow. The method also includes preparing an Internet Protocol packet having a single Internet Protocol header and a single Transmission Control Protocol segment having a single Transmission Control Protocol header and a single payload formed by a combination of the Transmission Control Protocol segment payloads of the multiple Internet Protocol packets. The method further includes generating a signal that causes receive processing of the Internet Protocol packet.
摘要翻译：一般来说，一方面，本公开内容描述了一种方法，其包括接收多个入口因特网协议分组，所述多个入口因特网协议分组中的每一个具有因特网协议报头和具有传输控制协议报头和传输控制的传输控制协议段协议有效载荷，其中属于相同传输控制协议/因特网协议的多个分组流。该方法还包括准备具有单个因特网协议报头的互联网协议分组和具有单个传输控制协议报头的单个传输控制协议段和由多个因特网协议分组的传输控制协议段有效载荷的组合形成的单个有效载荷。该方法还包括产生导致因特网协议分组的接收处理的信号。

17. 发明授权

US07770088B2 Techniques to transmit network protocol units 有权
标题翻译：传输网络协议单元的技术
公开(公告)号：US07770088B2
公开(公告)日：2010-08-03
申请号：US11468572
申请日：2006-08-30
申请人： Parthasarathy Sarangam , Sujoy Sen , Linden Cornett
发明人： Parthasarathy Sarangam , Sujoy Sen , Linden Cornett
IPC分类号： H03M13/00
CPC分类号： H04L1/1685 , H04L69/16 , H04L69/169
摘要： Logic may issue a request to transmit a network protocol unit and instruct a network component to determine an integrity validation value over one or more portion of the network protocol unit. The logic may reserve one or more location in memory to store the determined integrity validation value. For example, the integrity validation value may be a cyclical redundancy checking (CRC) value.
摘要翻译：逻辑可以发出传输网络协议单元的请求，并指示网络组件在网络协议单元的一个或多个部分上确定完整性验证值。逻辑可以在存储器中保留一个或多个位置以存储确定的完整性验证值。例如，完整性验证值可以是循环冗余校验（CRC）值。

18. 发明申请

US20090089505A1 STEERING DATA UNITS TO A CONSUMER 有权
标题翻译：将数据单位转向消费者
公开(公告)号：US20090089505A1
公开(公告)日：2009-04-02
申请号：US11864645
申请日：2007-09-28
申请人： Anil Vasudevan , Partha Sarangam , Ram Huggahalli , Sujoy Sen
发明人： Anil Vasudevan , Partha Sarangam , Ram Huggahalli , Sujoy Sen
IPC分类号： G06F12/00
CPC分类号： G06F12/0806 , G06F15/173
摘要： A computer system may comprise a second device operating as a producer that may steer data units to a first device operating as a consumer. A processing core of the first device may wake-up the second device after generating a first data unit. The second device may generate steering values after retrieving a first data unit directly from the cache of the first device. The second device may populate a flow table with a plurality of entries using the steering values. The second device may receive a packet over a network and store the packet directly into the cache of the first device using a first steering value. The second device may direct an interrupt signal to the processing core of the first device using a second steering value.
摘要翻译：计算机系统可以包括作为生产者操作的第二设备，其可以将数据单元引导到作为消费者操作的第一设备。第一设备的处理核心可以在产生第一数据单元之后唤醒第二设备。第二设备可以在从第一设备的高速缓存中直接检索第一数据单元之后产生转向值。第二装置可以使用转向值填充具有多个条目的流表。第二设备可以通过网络接收分组，并且使用第一转向值将分组直接存储到第一设备的高速缓存中。第二设备可以使用第二转向值将中断信号引导到第一设备的处理核心。

19. 发明申请

US20090031058A1 Methods and Apparatuses for Flushing Write-Combined Data From A Buffer 有权
标题翻译：用于从缓冲器冲洗写入组合数据的方法和装置
公开(公告)号：US20090031058A1
公开(公告)日：2009-01-29
申请号：US11966760
申请日：2007-12-28
申请人： Sivakumar Radhakrishnan , Siva Balasubramanian , William T. Futral , Sujoy Sen , Gregory D. Cummings , Kenneth C. Creta , David C. Lee
发明人： Sivakumar Radhakrishnan , Siva Balasubramanian , William T. Futral , Sujoy Sen , Gregory D. Cummings , Kenneth C. Creta , David C. Lee
IPC分类号： G06F13/00 , G06F3/00
CPC分类号： G06F13/1631 , G06F12/0831 , G06F12/0879 , G06F12/0897 , H04L69/12
摘要： Methods and apparatuses for flushing write-combined data from a buffer within a memory to an input/output (I/O) device.
摘要翻译：将写入组合数据从存储器中的缓冲器冲洗到输入/输出（I / O）设备的方法和装置。

20. 发明授权

US07353301B2 Methodology and apparatus for implementing write combining 有权
标题翻译：实现写入组合的方法和设备
公开(公告)号：US07353301B2
公开(公告)日：2008-04-01
申请号：US10977235
申请日：2004-10-29
申请人： Sivakumar Radhakrishnan , Siva Balasubramanian , William T. Futral , Sujoy Sen , Gregory D. Cummings , Kenneth C. Creta , David C. Lee
发明人： Sivakumar Radhakrishnan , Siva Balasubramanian , William T. Futral , Sujoy Sen , Gregory D. Cummings , Kenneth C. Creta , David C. Lee
IPC分类号： G06F3/00 , G06G3/00
CPC分类号： G06F13/1631 , G06F12/0831 , G06F12/0879 , G06F12/0897 , H04L69/12
摘要： Write-combining in a computer system that uses a push model is set forth herein. In one embodiment, the method comprises creating one or more packets having a descriptor and the data associated with detected write transactions stored in the buffer assigned to a write-combinable range in response to a flush request to flush the buffer, and sending (pushing) these packets to the network I/O device.
摘要翻译：本文介绍了使用推送模型的计算机系统中的写入组合。在一个实施例中，该方法包括：响应于冲洗缓冲器的刷新请求，创建一个或多个具有描述符的数据包，以及存储在缓冲区中的检测到的写入事务的数据，该数据被分配给可写入可组合范围，并发送（推送）这些数据包到网络I / O设备。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式