专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100246739A1 METHOD FOR MEASURING PHASE LOCKED LOOP BANDWIDTH PARAMETERS FOR HIGH-SPEED SERIAL LINKS 有权
标题翻译：用于测量高速串行链路的相位锁定环带宽度参数的方法
公开(公告)号：US20100246739A1
公开(公告)日：2010-09-30
申请号：US12410413
申请日：2009-03-24
申请人： Dongming Lou , Pengfei Hu , Junqiang Shang , Xin Liu
发明人： Dongming Lou , Pengfei Hu , Junqiang Shang , Xin Liu
IPC分类号： H04L7/00
CPC分类号： H03L7/08 , H04L7/033
摘要： A method for measuring a phase locked loop bandwidth parameter for a high-speed serial link includes the steps of initiating a jitter frequency of a clock input of a phase locked loop equal to a reference frequency with a frequency generator, determining a reference jitter amplitude value of a clock output of the phase locked loop with a waveform analyzer at the reference frequency, the reference jitter amplitude value being a function of a time interval error jitter trend of the clock output at the reference frequency; and adjusting the jitter frequency of the clock input with the frequency generator until an adjusted jitter amplitude value of the clock output reaches a goal value as determined by the waveform analyzer, the adjusted jitter amplitude being a function of a time interval error trend of the clock output at the adjusted frequency.
摘要翻译：一种用于测量高速串行链路的锁相环带宽参数的方法包括以下步骤：利用频率发生器启动等于参考频率的锁相环的时钟输入的抖动频率，确定参考抖动振幅值基准频率下的波形分析器的锁相环的时钟输出，参考抖动幅度值是参考频率时钟输出的时间间隔误差抖动趋势的函数; 并且通过频率发生器调整时钟输入的抖动频率，直到时钟输出的经调整的抖动幅度值达到由波形分析器确定的目标值，调整后的抖动幅度是时钟的时间间隔误差趋势的函数以调整频率输出。

2. 发明授权

US08254515B2 Method for measuring phase locked loop bandwidth parameters for high-speed serial links 有权
标题翻译：用于测量高速串行链路的锁相环带宽参数的方法
公开(公告)号：US08254515B2
公开(公告)日：2012-08-28
申请号：US12410413
申请日：2009-03-24
申请人： Dongming Lou , Pengfei Hu , Junqiang Shang , Xin Liu
发明人： Dongming Lou , Pengfei Hu , Junqiang Shang , Xin Liu
IPC分类号： H03D3/24 , H04Q1/20 , H04L23/00
CPC分类号： H03L7/08 , H04L7/033
摘要： A method for measuring a phase locked loop bandwidth parameter for a high-speed serial link includes the steps of initiating a jitter frequency of a clock input of a phase locked loop equal to a reference frequency with a frequency generator; determining a reference jitter amplitude value of a clock output of the phase locked loop with a waveform analyzer at the reference frequency, the reference jitter amplitude value being a function of a time interval error jitter trend of the clock output at the reference frequency; and adjusting the jitter frequency of the clock input with the frequency generator until an adjusted jitter amplitude value of the clock output reaches a goal value as determined by the waveform analyzer, the adjusted jitter amplitude being a function of a time interval error trend of the clock output at the adjusted frequency.
摘要翻译：用于测量高速串行链路的锁相环带宽参数的方法包括以下步骤：利用频率发生器启动等于参考频率的锁相环的时钟输入的抖动频率; 使用参考频率的波形分析器确定锁相环的时钟输出的参考抖动幅度值，参考抖动幅度值是参考频率时钟输出的时间间隔误差抖动趋势的函数; 并且通过频率发生器调整时钟输入的抖动频率，直到时钟输出的经调整的抖动幅度值达到由波形分析器确定的目标值，调整后的抖动幅度是时钟的时间间隔误差趋势的函数以调整频率输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式