专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09396024B2 Online computation of cache occupancy and performance 有权
标题翻译：在线计算缓存占用率和性能
公开(公告)号：US09396024B2
公开(公告)日：2016-07-19
申请号：US12251108
申请日：2008-10-14
申请人： Richard West , Puneet Zaroo , Carl A. Waldspurger , Xiao Zhang , Haoqiang Zheng
发明人： Richard West , Puneet Zaroo , Carl A. Waldspurger , Xiao Zhang , Haoqiang Zheng
IPC分类号： G06F9/46 , G06F13/00 , G06F13/28 , G06F9/50 , G06F12/08 , G06F11/34
CPC分类号： G06F9/50 , G06F9/5005 , G06F9/5011 , G06F9/5016 , G06F9/5022 , G06F9/5027 , G06F9/5033 , G06F9/5044 , G06F9/505 , G06F9/5055 , G06F11/3409 , G06F11/3442 , G06F11/3452 , G06F11/3466 , G06F12/08 , G06F12/0802 , G06F12/0804 , G06F12/0806 , G06F12/0815 , G06F12/084 , G06F2201/88
摘要： Methods, computer programs, and systems for managing thread performance in a computing environment based on cache occupancy are provided. In one embodiment, a computer implemented method assigns a thread performance counter to threads being created to measure the number of cache misses for the threads. The thread performance counter is deduced in one embodiment based on performance counters associated with each core in a processor. The method further calculates a self-thread value as the change in the thread performance counter of a given thread during a predetermined period, and an other-thread value as the sum of all the changes in the thread performance counters for all threads except for the given thread. Further, the method estimates a cache occupancy for the given thread based on a previous occupancy for the given thread, and the calculated shelf-thread and other-thread values. The estimated cache occupancy is used to assign computing environment resources to the given thread. In another embodiment, cache miss-rate curves are constructed for a thread to help analyze performance tradeoffs when changing cache allocations of the threads in the system.
摘要翻译：提供了基于缓存占用的用于在计算环境中管理线程性能的方法，计算机程序和系统。在一个实施例中，计算机实现的方法为正在创建的线程分配线程性能计数器以测量线程的高速缓存未命中的数量。基于与处理器中的每个核心相关联的性能计数器，在一个实施例中推导出线程性能计数器。该方法进一步计算自线程值作为在预定时段期间给定线程的线程性能计数器的变化，而另一线程值作为所有线程的线程性能计数器的所有变化之和除外给线程此外，该方法基于给定线程的先前占用以及所计算的架线和其他线程值来估计给定线程的高速缓存占用。估计的高速缓存占用率用于将计算环境资源分配给给定的线程。在另一个实施例中，为线程构建高速缓存未命中率曲线，以帮助在改变系统中的线程的高速缓存分配时分析性能权衡。

2. 发明授权

US08752058B1 Implicit co-scheduling of CPUs 有权
标题翻译： CPU的隐式协调调度
公开(公告)号：US08752058B1
公开(公告)日：2014-06-10
申请号：US13105396
申请日：2011-05-11
申请人： Haoqiang Zheng , Carl A. Waldspurger
发明人： Haoqiang Zheng , Carl A. Waldspurger
IPC分类号： G06F9/46
CPC分类号： G06F9/45533 , G06F9/45545 , G06F9/45558 , G06F9/46 , G06F9/485 , G06F9/4881 , G06F9/522 , G06F2009/4557 , G06F2009/45575
摘要： Techniques for implicit co scheduling of CPUs to improve corun performance of scheduled contexts are described. One technique minimizes skew by implementing corun migrations, and another technique minimizes skew by implementing a corun bonus mechanism. Skew between schedulable contexts may be calculated based on guest progress, where guest progress represents time spent executing guest operating system and guest application code. A non-linear skew catch-up algorithm is described that adjusts the progress of a context when the progress falls far behind its sibling contexts.
摘要翻译：描述了用于CPU的隐式协调调度以提高预定上下文的corun性能的技术。一种技术通过实施corun迁移来最小化偏差，另一种技术通过实施corun奖励机制来最大限度地减少偏差。可调度上下文之间的偏差可以基于访客进度来计算，客户进度表示执行访客操作系统和访客应用程序代码所花费的时间。描述了一种非线性偏移追赶算法，当算法的进度远远落后于其同级上下文时，调整上下文的进度。

3. 发明申请

US20100095300A1 Online Computation of Cache Occupancy and Performance 有权
标题翻译：缓存占用率和性能的在线计算
公开(公告)号：US20100095300A1
公开(公告)日：2010-04-15
申请号：US12251108
申请日：2008-10-14
申请人： Richard West , Puneet Zaroo , Carl A. Waldspurger , Xiao Zhang , Haoqiang Zheng
发明人： Richard West , Puneet Zaroo , Carl A. Waldspurger , Xiao Zhang , Haoqiang Zheng
IPC分类号： G06F9/50 , G06F9/46
CPC分类号： G06F9/50 , G06F9/5005 , G06F9/5011 , G06F9/5016 , G06F9/5022 , G06F9/5027 , G06F9/5033 , G06F9/5044 , G06F9/505 , G06F9/5055 , G06F11/3409 , G06F11/3442 , G06F11/3452 , G06F11/3466 , G06F12/08 , G06F12/0802 , G06F12/0804 , G06F12/0806 , G06F12/0815 , G06F12/084 , G06F2201/88
摘要： Methods, computer programs, and systems for managing thread performance in a computing environment based on cache occupancy are provided. In one embodiment, a computer implemented method assigns a thread performance counter to threads being created to measure the number of cache misses for the threads. The thread performance counter is deduced in one embodiment based on performance counters associated with each core in a processor. The method further calculates a self-thread value as the change in the thread performance counter of a given thread during a predetermined period, and an other-thread value as the sum of all the changes in the thread performance counters for all threads except for the given thread. Further, the method estimates a cache occupancy for the given thread based on a previous occupancy for the given thread, and the calculated shelf-thread and other-thread values. The estimated cache occupancy is used to assign computing environment resources to the given thread. In another embodiment, cache miss-rate curves are constructed for a thread to help analyze performance tradeoffs when changing cache allocations of the threads in the system.
摘要翻译：提供了基于缓存占用的用于在计算环境中管理线程性能的方法，计算机程序和系统。在一个实施例中，计算机实现的方法为正在创建的线程分配线程性能计数器以测量线程的高速缓存未命中的数量。基于与处理器中的每个核心相关联的性能计数器，在一个实施例中推导出线程性能计数器。该方法进一步计算自线程值作为在预定时段期间给定线程的线程性能计数器的变化，而另一线程值作为所有线程的线程性能计数器的所有变化之和除外给线程此外，该方法基于给定线程的先前占用以及所计算的架线和其他线程值来估计给定线程的高速缓存占用。估计的高速缓存占用率用于将计算环境资源分配给给定的线程。在另一个实施例中，为线程构建高速缓存未命中率曲线，以帮助在改变系统中的线程的高速缓存分配时分析性能权衡。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式