会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明授权
    • Receiver and receiving method for hierarchical modulation in single frequency networks
    • US09641376B2
    • 2017-05-02
    • US14822455
    • 2015-08-10
    • SONY CORPORATION
    • Samuel Asangbeng AtungsiriMatthew Paul TaylorObioma Okehie
    • H03H7/30H04L27/26H04L27/01H04L5/00H04L27/34
    • H04L27/2649H04L5/0007H04L27/01H04L27/2627H04L27/3488
    • A receiver recovers local service data symbols from first Orthogonal Frequency Division Multiplexed (OFDM) symbols in the presence of second OFDM symbols, the second OFDM symbols carry national broadcast data symbols and modulated on to the sub-carriers of the second OFDM symbols using a first modulation scheme, and the first OFDM symbols carry the national broadcast data symbols and the local service data symbols from a local insertion pipe and modulated on to the sub-carriers of the first OFDM symbols using a second modulation scheme. The receiver comprises an OFDM detector which includes an equalizer for recovering local service modulated sub-carriers of the second modulation scheme by generating an estimate of a combined channel ([Hn(z)+Hl(z)]) via which the first and second OFDM symbols have passed using the pilot sub-carrier symbols of the first and second OFDM symbols; generating an estimate of national broadcast modulation symbols from the modulated data bearing sub-carriers of the first modulation scheme from the second OFDM symbols (Ŝ(z)); generating an estimate of a convolution of the combined channel and the national broadcast modulation symbols (Ŝ(z)[Hn(z)+Hl(z)]); generating an estimate of a component of the received base band signal representing the local service modulation symbols of the first OFDM symbol; generating an estimate of a channel via which the first OFDM symbols were received using the local pilot symbols (Ĥl(z)); and generating an estimate of local service data symbols from a combination of the estimate of the component of the received signal representing the modulation symbols carrying the local service data and the estimate of the channel via which the first OFDM symbols were received ( D ~ ⁡ ( z ) ≈ R ⁡ ( z ) - S ^ ⁡ ( z ) ⁡ [ H n ⁡ ( z ) + H l ⁡ ( z ) ] H ^ l ⁡ ( z ) ) .
    • 23. 发明授权
    • Method for performing loop unrolled decision feedback equalization in an electronic device with aid of voltage feedforward, and associated apparatus
    • 一种借助于电压前馈在电子设备中执行循环展开判决反馈均衡的方法,以及相关联的装置
    • US09479365B2
    • 2016-10-25
    • US14737513
    • 2015-06-12
    • MEDIATEK INC.
    • Tsung-Hsin ChouChih-Hsien LinHuai-Te WangBo-Jiun ChenYan-Bin Luo
    • H03H7/30H04L25/03
    • H04L25/03057H04L25/03885H04L2025/03484H04L2025/0349H04L2025/03777H04L2025/03808
    • A method for performing loop unrolled decision feedback equalization (DFE) and an associated apparatus are provided. The method includes: receiving a tap control signal and an offset control signal from a digital domain of a DFE receiver in an electronic device, and generating DFE information respectively corresponding to the tap control signal and the offset control signal in an analog domain of the DFE receiver; broadcasting the DFE information respectively corresponding to the tap control signal and the offset control signal toward comparators in the DFE receiver; utilizing the comparators to perform comparison operations according to the DFE information respectively corresponding to the tap control signal and the offset control signal to generate comparison results; and selectively adjusting the tap control signal and the offset control signal according to the comparison results, to optimize the DFE information respectively corresponding to the tap control signal and the offset control signal, respectively.
    • 提供了一种用于执行循环展开的判决反馈均衡(DFE)和相关联的装置的方法。 该方法包括:从电子设备中的DFE接收机的数字域接收抽头控制信号和偏移控制信号,并且在DFE的模拟域中产生分别对应于抽头控制信号和偏移控制信号的DFE信息 接收器 将分别对应于抽头控制信号和偏移控制信号的DFE信息广播到DFE接收机中的比较器; 利用比较器根据分别对应于抽头控制信号和偏移控制信号的DFE信息执行比较操作,以产生比较结果; 并且根据比较结果选择性地调整抽头控制信号和偏移控制信号,分别优化分别对应于抽头控制信号和偏移控制信号的DFE信息。
    • 24. 发明授权
    • Method and apparatus for band separation for multiband communication systems
    • 用于多频段通信系统的频带分离的方法和装置
    • US09445149B2
    • 2016-09-13
    • US14230058
    • 2014-03-31
    • MaxLinear, Inc.
    • Madhukar ReddyTimothy Gallagher
    • H04J1/12H04B7/216H04L12/28H03H7/30H04N21/4385H04N21/61
    • H04N21/6118H04L12/2801H04N21/4385H04N21/6168
    • Aspects of a method and apparatus for band separation for multiband communication systems are provided. One or more circuits for use in a transceiver may comprise a triplexer and a leakage processing module. The triplexer may comprise a multiband port, a Multimedia Over Coaxial Alliance (MoCA) port, a television upstream port, and a television downstream port. The leakage processing module may comprise a television downstream input port, a cable television downstream output port, a MoCA port, and a cable television upstream port. The leakage processing module may be operable to (1) process a MoCA signal to generate a first compensation signal; (2) process a cable upstream signal to generate a second compensation signal; (3) process a filtered signal based at least in part on the first and second compensation signals; and (4) output the processed filtered signal via the cable television downstream output port of said leakage processing module.
    • 提供了用于多频带通信系统的频带分离的方法和装置的方面。 在收发器中使用的一个或多个电路可以包括三工器和泄漏处理模块。 三工器可以包括多频带端口,多媒体同轴联盟(MoCA)端口,电视上行端口和电视下行端口。 泄漏处理模块可以包括电视下游输入端口,有线电视下游输出端口,MoCA端口和有线电视上行端口。 泄漏处理模块可操作为(1)处理MoCA信号以产生第一补偿信号; (2)处理电缆上行信号以产生第二补偿信号; (3)至少部分地基于第一和第二补偿信号来处理滤波信号; 和(4)经由所述泄漏处理模块的有线电视下游输出端口输出经处理的滤波信号。
    • 25. 发明授权
    • Centering baud-rate CDR sampling phase in a receiver
    • 在接收机中定心波特率CDR采样阶段
    • US09438409B1
    • 2016-09-06
    • US14789738
    • 2015-07-01
    • Xilinx, Inc.
    • Yu LiaoGeoffrey Zhang
    • H03H7/30H04L7/00H04L7/04H04L25/03
    • H04L25/03057H04L7/0062H04L7/0087
    • In an example, an apparatus for clock data recovery (CDR) includes a data slicer operable to generate data samples derived from a transmitted signal, and an error slicer operable to generate error samples derived from a transmitted signal. The apparatus further includes a CDR circuit operable to generate sampling clock phase for the data slicer and the error slicer from output of the data samples and the error samples. The apparatus further includes a decision adapt circuit operable to set a decision threshold of the error slicer, wherein for each main-cursor data sample of the data samples the decision adapt circuit is operable to adjust the decision threshold based on a function of at least one pre-cursor data sample, at least one post-cursor data sample, or a combination of at least one pre-cursor data sample and at least one post-cursor data sample.
    • 在一个示例中,用于时钟数据恢复(CDR)的装置包括可操作以产生从发送信号导出的数据样本的数据限幅器,以及用于产生从发送信号导出的误差样本的差错限幅器。 该装置还包括CDR电路,可操作以从数据样本和误差样本的输出产生数据限幅器和误差限幅器的采样时钟相位。 所述装置还包括判定适配电路,其可操作以设置所述误差限幅器的判定阈值,其中,对于所述数据样本的每个主光标数据采样,所述判定适配电路可操作以基于至少一个 前标数据样本,至少一个后标记数据样本或至少一个前置标准数据样本和至少一个后视标数据样本的组合。
    • 27. 发明授权
    • Phase detecting device and clock data recovery circuit embedded with decision feedback equalizer
    • 相位检测装置和时钟数据恢复电路嵌入判决反馈均衡器
    • US09407474B2
    • 2016-08-02
    • US14855802
    • 2015-09-16
    • National Chiao Tung University
    • Wei-Zen ChenYu-Ping HuangYau-Chia LiuZheng-Hao Hong
    • H03H7/30H04L25/03H04L7/00
    • H04L25/03057H03L7/089H03L7/091H04L7/0016H04L7/0079H04L7/0087H04L7/033
    • A phase detecting device and a clock data recovery circuit are provided. The phase detecting device includes a decision feedback equalizer having first and second sample-hold sub-circuits, an edge detector having a third sample-hold sub-circuit, a first XOR gate, and a second XOR gate. The first sample-hold sub-circuit, the second sample-hold sub-circuit and the third sample-hold sub-circuit obtain first sample data, second sample data and transition data, respectively. The first XOR gate executes an XOR operation for the first sample data and the transition data to generate first clock phase shift information. The second XOR gate executes the XOR operation for the second sample data and the transition data to generate second clock phase shift information. Therefore, high-frequency noise disturbance generated from conventional clock data recovery circuit and decision feedback equalizer can be avoided.
    • 提供了相位检测装置和时钟数据恢复电路。 相位检测装置包括具有第一和第二采样保持子电路的判决反馈均衡器,具有第三采样保持子电路的边沿检测器,第一异或门和第二异或门。 第一采样保持子电路,第二采样保持子电路和第三采样保持子电路分别获得第一采样数据,第二采样数据和转换数据。 第一异或门对第一采样数据和转移数据执行异或运算,以产生第一时钟相移信息。 第二异或门对第二采样数据和转移数据执行异或运算,以产生第二时钟相移信息。 因此,可以避免从传统的时钟数据恢复电路和判决反馈均衡器产生的高频噪声干扰。
    • 28. 发明授权
    • Reception circuit and communication system
    • 接收电路和通信系统
    • US09397725B2
    • 2016-07-19
    • US14482204
    • 2014-09-10
    • Kabushiki Kaisha Toshiba
    • Shinsuke Fujii
    • H03H7/30H04B3/00
    • H04B3/00H04L25/0272H04L25/03885
    • According to an embodiment, a reception circuit receives a reception signal according to a signal transmitted from a transmission electrode through a reception electrode capacitively coupled to the transmission electrode. The reception circuit includes an adder, a hysteresis circuit, a shift register and a feedback signal generator. The adder is configured to add one or more feedback signals to the reception signal. The hysteresis circuit has hysteresis in input and output characteristics, and is configured to output output data according to an output signal of the adder. The shift register is configured to sequentially shift the output data of the hysteresis circuit. The feedback signal generator is configured to generate the feedback signal according to each output data of the shift register.
    • 根据实施例,接收电路根据从发送电极通过电容耦合到发送电极的接收电极发送的信号接收接收信号。 接收电路包括加法器,迟滞电路,移位寄存器和反馈信号发生器。 加法器被配置为向接收信号添加一个或多个反馈信号。 迟滞电路在输入和输出特性方面具有迟滞性,并被配置为根据加法器的输出信号输出输出数据。 移位寄存器被配置为顺序地移位滞后电路的输出数据。 反馈信号发生器被配置为根据移位寄存器的每个输出数据产生反馈信号。
    • 29. 发明授权
    • Dual path double zero continuous time linear equalizer
    • 双路双零连续时间线性均衡器
    • US09397623B1
    • 2016-07-19
    • US14633866
    • 2015-02-27
    • Huawei Technologies Co., Ltd.
    • Marc-Andre Lacroix
    • H03H7/30H03F3/45H03F3/193H04L25/03
    • H04L25/03885H03F3/193H03F3/45197H03F2203/45112H03F2203/45222H03F2203/45488H03F2203/45494H03G5/14
    • A transadmittance amplifier stage is coupled to a transimpedance amplifier stage to form a continuous time linear equalizer. The transadmittance amplifier stage has first and second gain paths and is configured to input a first signal and output a second signal. The first gain path is configured to provide a DC gain recovery and a first high frequency gain to the first signal. The second gain path is configured to provide a second high frequency gain to the first signal. The second signal is generated by the transadmittance amplifier stage based on the gain recovery of the first signal and the high frequency gains of the first signal. The transimpedance amplifier stage is configured to input the second signal from the transadmittance amplifier stage and convert the second signal to an output voltage signal.
    • 跨导放大器级耦合到跨阻放大器级以形成连续时间线性均衡器。 互导体放大器级具有第一和第二增益路径,并且被配置为输入第一信号并输出​​第二信号。 第一增益路径被配置为向第一信号提供DC增益恢复和第一高频增益。 第二增益路径被配置为向第一信号提供第二高频增益。 基于第一信号的增益恢复和第一信号的高频增益,由导纳放大器级产生第二信号。 跨阻放大器级被配置为输入来自互导体放大器级的第二信号,并将第二信号转换为输出电压信号。