会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Custom chaining stubs for instruction code translation
    • 用于指令代码转换的自定义链接存根
    • US09384001B2
    • 2016-07-05
    • US13586700
    • 2012-08-15
    • Ben HertzbergNathan Tuck
    • Ben HertzbergNathan Tuck
    • G06F9/44G06F9/30G06F9/40G06F9/32G06F9/38
    • G06F9/30174G06F9/322G06F9/3808
    • A processing system includes a microprocessor, a hardware decoder arranged within the microprocessor, and a translator operatively coupled to the microprocessor. The hardware decoder is configured to decode instruction code non-native to the microprocessor for execution in the microprocessor. The translator is configured to form a translation of the instruction code in an instruction set native to the microprocessor and to connect a branch instruction in the translation to a chaining stub. The chaining stub is configured to selectively cause additional instruction code at a target address of the branch instruction to be received in the hardware decoder without causing the processing system to search for a translation of additional instruction code at the target address.
    • 处理系统包括微处理器,布置在微处理器内的硬件解码器以及可操作地耦合到微处理器的转换器。 硬件解码器被配置为对微处理器非本机的指令代码进行解码以在微处理器中执行。 翻译器被配置为在微处理器本机的指令集中形成指令代码的翻译,并将转换中的分支指令连接到链接存根。 链接存根被配置为选择性地使得在分支指令的目标地址处的附加指令代码被接收在硬件解码器中,而不使处理系统搜索目标地址处的附加指令代码的转换。
    • 2. 发明授权
    • System and method for allocating and deallocating memory within transactional code
    • 用于在事务代码内分配和释放内存的系统和方法
    • US07908456B2
    • 2011-03-15
    • US12615565
    • 2009-11-10
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabai
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabai
    • G06F12/00G06F17/30
    • G06F12/023G06F9/466G06F9/5016Y10S707/99943Y10S707/99953
    • Methods and systems are provided for managing memory allocations and deallocations while in transactional code, including nested transactional code. The methods and systems manage transactional memory operations by using identifiers, such as sequence numbers, to handle memory management in transactions. The methods and systems also maintain lists of deferred actions to be performed at transaction abort and commit times. A number of memory management routines associated with one or more transactions examine the transaction sequence number of the current transaction, manipulate commit and/or undo logs, and set/use the transaction sequence number of an associated object, but are not so limited. The methods and systems provide for memory allocation and deallocations within transactional code while preserving transactional semantics. Other embodiments are described and claimed.
    • 提供了方法和系统,用于在事务代码(包括嵌套事务代码)中管理内存分配和释放。 方法和系统通过使用标识符(如序列号)来处理事务中的内存管理来管理事务内存操作。 方法和系统还维护在事务中止和提交时间执行的延迟操作的列表。 与一个或多个事务相关联的多个存储器管理程序检查当前事务的事务序列号,操纵提交和/或撤销日志,以及设置/使用关联对象的事务序列号,但不限于此。 方法和系统在事务代码中提供内存分配和释放,同时保留事务语义。 描述和要求保护其他实施例。
    • 3. 发明申请
    • SYSTEM AND METHOD FOR ALLOCATING AND DEALLOCATING MEMORY WITHIN TRANSACTIONAL CODE
    • 用于在交易代码中分配和分配存储器的系统和方法
    • US20100122060A1
    • 2010-05-13
    • US12615565
    • 2009-11-10
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabai
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabai
    • G06F12/02G06F12/00
    • G06F12/023G06F9/466G06F9/5016Y10S707/99943Y10S707/99953
    • Methods and systems are provided for managing memory allocations and deallocations while in transactional code, including nested transactional code. The methods and systems manage transactional memory operations by using identifiers, such as sequence numbers, to handle memory management in transactions. The methods and systems also maintain lists of deferred actions to be performed at transaction abort and commit times. A number of memory management routines associated with one or more transactions examine the transaction sequence number of the current transaction, manipulate commit and/or undo logs, and set/use the transaction sequence number of an associated object, but are not so limited. The methods and systems provide for memory allocation and deallocations within transactional code while preserving transactional semantics. Other embodiments are described and claimed.
    • 提供了方法和系统,用于在事务代码(包括嵌套事务代码)中管理内存分配和释放。 方法和系统通过使用标识符(如序列号)来处理事务中的内存管理来管理事务内存操作。 方法和系统还维护在事务中止和提交时间执行的延迟操作的列表。 与一个或多个事务相关联的多个存储器管理例程检查当前事务的事务序列号,操纵提交和/或撤销日志,以及设置/使用关联对象的事务序列号,但不限于此。 方法和系统在事务代码中提供内存分配和释放,同时保留事务语义。 描述和要求保护其他实施例。
    • 4. 发明申请
    • System and method for allocating and deallocating memory within transactional code
    • 用于在事务代码内分配和释放内存的系统和方法
    • US20070260608A1
    • 2007-11-08
    • US11415523
    • 2006-05-02
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabal
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabal
    • G06F17/30
    • G06F12/023G06F9/466G06F9/5016Y10S707/99943Y10S707/99953
    • Methods and systems are provided for managing memory allocations and deallocations while in transactional code, including nested transactional code. The methods and systems manage transactional memory operations by using identifiers, such as sequence numbers, to handle memory management in transactions. The methods and systems also maintain lists of deferred actions to be performed at transaction abort and commit times. A number of memory management routines associated with one or more transactions examine the transaction sequence number of the current transaction, manipulate commit and/or undo logs, and set/use the transaction sequence number of an associated object, but are not so limited. The methods and systems provide for memory allocation and deallocations within transactional code while preserving transactional semantics. Other embodiments are described and claimed.
    • 提供了方法和系统,用于在事务代码(包括嵌套事务代码)中管理内存分配和释放。 方法和系统通过使用标识符(如序列号)来处理事务中的内存管理来管理事务内存操作。 方法和系统还维护在事务中止和提交时间执行的延迟操作的列表。 与一个或多个事务相关联的多个存储器管理例程检查当前事务的事务序列号,操纵提交和/或撤销日志,以及设置/使用关联对象的事务序列号,但不限于此。 方法和系统在事务代码中提供内存分配和释放,同时保留事务语义。 描述和要求保护其他实施例。
    • 5. 发明授权
    • System and method for allocating and deallocating memory within transactional code
    • 用于在事务代码内分配和释放内存的系统和方法
    • US08190845B2
    • 2012-05-29
    • US13047257
    • 2011-03-14
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabai
    • Ben HertzbergBratin SahaAli-Reza Adi-Tabatabai
    • G06F12/00G06F17/30
    • G06F12/023G06F9/466G06F9/5016Y10S707/99943Y10S707/99953
    • Methods and systems are provided for managing memory allocations and deallocations while in transactional code, including nested transactional code. The methods and systems manage transactional memory operations by using identifiers, such as sequence numbers, to handle memory management in transactions. The methods and systems also maintain lists of deferred actions to be performed at transaction abort and commit times. A number of memory management routines associated with one or more transactions examine the transaction sequence number of the current transaction, manipulate commit and/or undo logs, and set/use the transaction sequence number of an associated object, but are not so limited. The methods and systems provide for memory allocation and deallocations within transactional code while preserving transactional semantics. Other embodiments are described and claimed.
    • 提供了方法和系统,用于在事务代码(包括嵌套事务代码)中管理内存分配和释放。 方法和系统通过使用标识符(如序列号)来处理事务中的内存管理来管理事务内存操作。 方法和系统还维护在事务中止和提交时间执行的延迟操作的列表。 与一个或多个事务相关联的多个存储器管理例程检查当前事务的事务序列号,操纵提交和/或撤销日志,以及设置/使用关联对象的事务序列号,但不限于此。 方法和系统在事务代码中提供内存分配和释放,同时保留事务语义。 描述和要求保护其他实施例。
    • 7. 发明申请
    • CUSTOM CHAINING STUBS FOR INSTRUCTION CODE TRANSLATION
    • 用于指导代码翻译的自定义链接
    • US20140052962A1
    • 2014-02-20
    • US13586700
    • 2012-08-15
    • Ben HertzbergNathan Tuck
    • Ben HertzbergNathan Tuck
    • G06F9/30
    • G06F9/30174G06F9/322G06F9/3808
    • A processing system includes a microprocessor, a hardware decoder arranged within the microprocessor, and a translator operatively coupled to the microprocessor. The hardware decoder is configured to decode instruction code non-native to the microprocessor for execution in the microprocessor. The translator is configured to form a translation of the instruction code in an instruction set native to the microprocessor and to connect a branch instruction in the translation to a chaining stub. The chaining stub is configured to selectively cause additional instruction code at a target address of the branch instruction to be received in the hardware decoder without causing the processing system to search for a translation of additional instruction code at the target address.
    • 处理系统包括微处理器,布置在微处理器内的硬件解码器以及可操作地耦合到微处理器的转换器。 硬件解码器被配置为对微处理器非本机的指令代码进行解码以在微处理器中执行。 翻译器被配置为在微处理器本机的指令集中形成指令代码的翻译,并将转换中的分支指令连接到链接存根。 链接存根被配置为选择性地使得在分支指令的目标地址处的附加指令代码被接收在硬件解码器中,而不使处理系统搜索目标地址处的附加指令代码的转换。