会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Image registration device and method thereof
    • 图像配准装置及其方法
    • US08755624B2
    • 2014-06-17
    • US13585726
    • 2012-08-14
    • Jung Hee SukSanghun YoonChun-Gi LyuhIk Jae ChunTae Moon Roh
    • Jung Hee SukSanghun YoonChun-Gi LyuhIk Jae ChunTae Moon Roh
    • G06K9/40
    • G06T3/0068
    • Disclosed is an image registration device which includes an image input unit which receives an image; an image information generating unit which generates a homography matrix from the input image; and a warping unit which registers an image based on the homography matrix. The registration information generating unit comprises a distance information generator which generates distance information on subjects of the input image; a distance information modeler which approximates the generated distance information; an overlap information generator which generates overlap information from the approximated distance information; a matching pair determiner which determines a matching pair from the overlap information; and a homography matrix generator which generates a homography matrix from the matching pair.
    • 公开了一种图像注册装置,其包括接收图像的图像输入单元; 图像信息生成单元,其从输入图像生成单应性矩阵; 以及基于单应性矩阵来登记图像的翘曲单元。 所述登记信息生成部包括距离信息生成部,其生成与所述输入图像对象相对应的距离信息; 距离信息建模器近似所生成的距离信息; 重叠信息生成器,其从所述近似距离信息生成重叠信息; 匹配对确定器,其从所述重叠信息确定匹配对; 以及从匹配对生成单应性矩阵的单应性矩阵生成器。
    • 3. 发明申请
    • DIRECT MEMORY ACCESS CONTROLLER AND OPERATING METHOD THEREOF
    • 直接存储器访问控制器及其操作方法
    • US20120159015A1
    • 2012-06-21
    • US13243470
    • 2011-09-23
    • Ik Jae ChunChun-Gi LyuhJung Hee SukSanghun YoonTae Moon Roh
    • Ik Jae ChunChun-Gi LyuhJung Hee SukSanghun YoonTae Moon Roh
    • G06F13/28
    • G06F13/28
    • Disclosed is an operating method of a direct memory access (DMA) controller having first and second DMA channels. The operating method includes iteratively performing a DMA transfer operation of the first DMA channel based upon loop information and transfer information of the first DMA channel; iteratively performing a DMA transfer operation of the second DMA channel based upon loop information and transfer information of the second DMA channel; reconfiguring the transfer and loop information of the first and second DMA channels; and again performing the iteratively performing a DMA transfer operation of the first DMA channel and the iteratively performing a DMA transfer operation of the first DMA channel based upon the reconfigured transfer and loop information of the first and second DMA channels.
    • 公开了具有第一和第二DMA通道的直接存储器访问(DMA)控制器的操作方法。 操作方法包括:基于第一DMA通道的循环信息和传送信息来迭代地执行第一DMA通道的DMA传送操作; 基于所述第二DMA通道的循环信息和传送信息迭代地执行所述第二DMA通道的DMA传送操作; 重新配置第一和第二DMA通道的传送和循环信息; 并且基于第一和第二DMA通道的重新配置的传输和循环信息,再次执行迭代地执行第一DMA通道的DMA传送操作和迭代地执行第一DMA通道的DMA传送操作。
    • 6. 发明申请
    • RECONFIGURABLE ARITHMETIC UNIT AND HIGH-EFFICIENCY PROCESSOR HAVING THE SAME
    • 可重构算术单元和具有相同功能的高效处理器
    • US20090150471A1
    • 2009-06-11
    • US12136107
    • 2008-06-10
    • Yil Suk YANGJung Hee SUKChun Gi LYUHTae Moon ROHJong Dae KIM
    • Yil Suk YANGJung Hee SUKChun Gi LYUHTae Moon ROHJong Dae KIM
    • G06F17/10
    • G06F7/57G06F7/5324G06F7/5338
    • Provided are a reconfigurable arithmetic unit and a processor having the same. The reconfigurable arithmetic unit can perform an addition operation or a multiplication operation according to an instruction by sharing an adder. The reconfigurable arithmetic unit includes a booth encoder for encoding a multiplier, a partial product generator for generating a plurality of partial products using the encoded multiplier and a multiplicand, a Wallace tree circuit for compressing the partial products into a first partial product and a second partial product, a first Multiplexer (MUX) for selecting and outputting one of the first partial product and a first addition input according to a selection signal, a second MUX for selecting and outputting one of the second partial product and a second addition input according to the selection signal, and a Carry Propagation Adder (CPA) for adding an output of the first MUX and an output of the second MUX to output an operation result. The arithmetic unit can operate as an adder or a multiplier according to an instruction, and thus can increase the degree of use of entire hardware.
    • 提供了一种可重构运算单元和具有该可重配置运算单元的处理器。 可重构算术单元可以通过共享加法器来执行根据指令的相加操作或乘法运算。 可重构算术单元包括用于编码乘数的展位编码器,用于使用编码乘数产生多个部分乘积的部分乘积生成器和被乘数,用于将部分乘积压缩为第一部分乘积的华莱士树电路和第二部分乘积 产品,用于根据选择信号选择和输出第一部分积和第一加法输入之一的第一多路复用器(MUX),用于根据选择信号选择和输出第二部分乘积和第二加法输入之一的第二MUX 选择信号和用于添加第一MUX的输出和第二MUX的输出的进位传播加法器(CPA),以输出运算结果。 算术单元可以根据指令作为加法器或乘法器进行操作,从而可以增加整个硬件的使用程度。
    • 8. 发明申请
    • LOW-POWER CLOCK GATING CIRCUIT
    • 低功率时钟提升电路
    • US20080129359A1
    • 2008-06-05
    • US11945387
    • 2007-11-27
    • Dae Woo LEEYil Suk YANGIk Jae CHUNChun Gi LYUHTae Moon ROHJong Dae KIM
    • Dae Woo LEEYil Suk YANGIk Jae CHUNChun Gi LYUHTae Moon ROHJong Dae KIM
    • H03K3/356
    • H03K3/0375
    • Provided is a low-power clock gating circuit using a Multi-Threshold CMOS (MTCMOS) technique. The low-power clock gating circuit includes a latch circuit of an input stage and an AND gate circuit of an output stage, in which power consumption caused by leakage current in the clock gating circuit is reduced in a sleep mode, and supply of a clock to a unused device of a targeted logic circuit is prevented by the control of a clock enable signal in an active mode, thereby reducing power consumption. The low-power clock gating circuit using an MTCMOS technique uses devices having a low threshold voltage and devices having a high threshold voltage, which makes it possible to implement a high-speed, low-power circuit, unlike a conventional clock gating circuit using a single threshold voltage.
    • 提供了使用多阈值CMOS(MTCMOS)技术的低功率时钟选通电路。 低功率时钟选通电路包括输入级的锁存电路和输出级的与门电路,其中由休眠模式中的时钟门控电路中的漏电流引起的功耗降低,并且提供时钟 通过控制活动模式中的时钟使能信号来防止目标逻辑电路的未使用的装置,从而降低功耗。 使用MTCMOS技术的低功率时钟选通电路使用具有低阈值电压的器件和具有高阈值电压的器件,这使得可以实现高速,低功率电路,这与使用 单阈值电压。
    • 10. 发明授权
    • Direct memory access controller and operating method thereof
    • 直接存储器存取控制器及其操作方法
    • US08799529B2
    • 2014-08-05
    • US13243470
    • 2011-09-23
    • Ik Jae ChunChun-Gi LyuhJung Hee SukSanghun YoonTae Moon Roh
    • Ik Jae ChunChun-Gi LyuhJung Hee SukSanghun YoonTae Moon Roh
    • G06F13/28
    • G06F13/28
    • Disclosed is an operating method of a direct memory access (DMA) controller having first and second DMA channels. The operating method includes iteratively performing a DMA transfer operation of the first DMA channel based upon loop information and transfer information of the first DMA channel; iteratively performing a DMA transfer operation of the second DMA channel based upon loop information and transfer information of the second DMA channel; reconfiguring the transfer and loop information of the first and second DMA channels; and again performing the iteratively performing a DMA transfer operation of the first DMA channel and the iteratively performing a DMA transfer operation of the first DMA channel based upon the reconfigured transfer and loop information of the first and second DMA channels.
    • 公开了具有第一和第二DMA通道的直接存储器访问(DMA)控制器的操作方法。 操作方法包括:基于第一DMA通道的循环信息和传送信息来迭代地执行第一DMA通道的DMA传送操作; 基于所述第二DMA通道的循环信息和传送信息迭代地执行所述第二DMA通道的DMA传送操作; 重新配置第一和第二DMA通道的传送和循环信息; 并且基于第一和第二DMA通道的重新配置的传输和循环信息,再次执行迭代地执行第一DMA通道的DMA传送操作和迭代地执行第一DMA通道的DMA传送操作。