专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120263233A1 DATA PROCESSING CIRCUIT 审中-公开
标题翻译：数据处理电路
公开(公告)号：US20120263233A1
公开(公告)日：2012-10-18
申请号：US13533570
申请日：2012-06-26
申请人： Kenichi IWATA , Seiji Mochizuki , Tetsuya Shibayama , Fumitaka Izuhara , Hiroshi Ueda , Yukifumi Kobayashi , Hiroaki Nakata , Koji Hosogi , Masakazu Ehama , Takafumi Yuasa
发明人： Kenichi IWATA , Seiji Mochizuki , Tetsuya Shibayama , Fumitaka Izuhara , Hiroshi Ueda , Yukifumi Kobayashi , Hiroaki Nakata , Koji Hosogi , Masakazu Ehama , Takafumi Yuasa
IPC分类号： H04N7/26 , H04N7/32
CPC分类号： H04N19/436 , H04N19/176 , H04N19/593
摘要： The present invention provides a functional block that executes video coding and video decoding based on H. 264/AVC. The functional block includes two moving picture processing units, and a memory unit that stores therein data related to the results of processing of first plural macroblocks arranged within one row of one picture by the first moving picture processing unit. Data related to the results of processing of plural adjacent macroblocks, which are selected from the data stored in the memory unit, are transferred to the second moving picture processing unit. The second moving picture processing unit performs processing of one macroblock of second plural macroblocks arranged in the following row, using the transferred data.
摘要翻译：本发明提供一种执行基于H.264 / AVC的视频编码和视频解码的功能块。功能块包括两个运动图像处理单元，以及存储单元，其存储与第一运动图像处理单元一行布置在一行内的第一多个宏块的处理结果有关的数据。与从存储在存储单元中的数据中选择的多个相邻宏块的处理结果有关的数据被传送到第二运动图像处理单元。第二运动图像处理单元使用传送的数据来执行排列在下一行中的第二多个宏块的一个宏块的处理。

2. 发明申请

US20080212683A1 Image Decoding Device, Image Encoding Device and System LSI 审中-公开
标题翻译：图像解码装置，图像编码装置和系统LSI
公开(公告)号：US20080212683A1
公开(公告)日：2008-09-04
申请号：US11939807
申请日：2007-11-14
申请人： Hiroaki Nakata , Takafumi Yuasa , Fumitaka Izuhara , Kazushi Akie
发明人： Hiroaki Nakata , Takafumi Yuasa , Fumitaka Izuhara , Kazushi Akie
IPC分类号： G06K9/36
CPC分类号： H04N19/436 , H04N19/12 , H04N19/13 , H04N19/44 , H04N19/70
摘要： An image decoding device according to the present invention is an image decoding device responding to decoding of an image encoding method selecting an encoding table and an encoding format to use according to the kind of a parameter included in encoded data and comprises a bit stream processing unit converting a bit stream of the encoded data into an intermediate format and an image processing unit decoding data converted into the intermediate format and converting the same into image data. The bit stream processing unit and the image processing unit start independently. An image encoding device according to the present invention, in the same manner, comprises an image processing unit converting image data to be encoded into an intermediate format and a bit stream processing unit encoding the data converted into the intermediate format and converting the same into a bit stream. Thereby, image encoding and decoding processings with a low operation frequency and low power consumption is realized.
摘要翻译：根据本发明的图像解码装置是响应于根据编码数据中包括的参数的种类选择编码表和编码格式的图像编码方法的解码的图像解码装置，并且包括位流处理单元将编码数据的比特流转换为中间格式，以及图像处理单元，将转换成中间格式的数据解码并转换为图像数据。位流处理单元和图像处理单元独立地起动。根据本发明的图像编码装置以相同的方式，包括将要编码的图像数据转换为中间格式的图像处理单元和将转换成中间格式的数据编码为比特流处理单元，并将其转换为位流。从而，实现了低操作频率和低功耗的图像编码和解码处理。

3. 发明申请

US20090237278A1 VARIABLE LENGTH CODE DECODING DEVICE AND DECODING METHOD 有权
标题翻译：可变长度代码解码器和解码方法
公开(公告)号：US20090237278A1
公开(公告)日：2009-09-24
申请号：US12467556
申请日：2009-05-18
申请人： Hiroaki NAKATA , Fumitaka IZUHARA , Kazushi AKIE , Takafumi YUASA
发明人： Hiroaki NAKATA , Fumitaka IZUHARA , Kazushi AKIE , Takafumi YUASA
IPC分类号： H03M7/40
CPC分类号： H03M7/425 , H03M7/30 , H03M7/40 , H03M7/46 , H04N19/115 , H04N19/12 , H04N19/176 , H04N19/61
摘要： A variable length code decoding device for decoding variable length code data, including: a table memory that stores a plurality of decoding process tables having a reference relationship therein; and a decoding control unit that is given a start address and an initial reference bit length of the table memory; and sequentially selects the decoding process tables according to the decoded data to control a process of decoding the variable length code data, wherein when referring to the decoding process table to perform an initial decoding of the variable length code data, the initial decoding process is conducted by a longer bit length to be clipped from the variable length code data for referring to the decoding process table than the bit length used when referring to the other portions of the decoding process table.
摘要翻译：一种用于解码可变长度码数据的可变长度码解码装置，包括：存储多个具有参考关系的解码处理表的表存储器; 以及解码控制单元，其被给予所述表存储器的起始地址和初始参考位长度; 并根据解码数据依次选择解码处理表，以控制对可变长度代码数据进行解码的处理，其中当参考解码处理表执行可变长度代码数据的初始解码时，进行初始解码处理通过比参考解码处理表的其他部分使用的比特长度从参考解码处理表的可变长度代码数据中减去更长的比特长度。

4. 发明申请

US20090144527A1 STREAM PROCESSING APPARATUS, METHOD FOR STREAM PROCESSING AND DATA PROCESSING SYSTEM 审中-公开
标题翻译：流程处理设备，流程处理和数据处理系统的方法
公开(公告)号：US20090144527A1
公开(公告)日：2009-06-04
申请号：US12324951
申请日：2008-11-28
申请人： Hiroaki NAKATA , Takafumi YUASA , Fumitaka IZUHARA , Kazushi AKIE , Motoki KIMURA
发明人： Hiroaki NAKATA , Takafumi YUASA , Fumitaka IZUHARA , Kazushi AKIE , Motoki KIMURA
IPC分类号： G06F9/44
CPC分类号： H04L49/901 , H04L49/90
摘要： The present invention provides a stream processing apparatus capable of improving the processing performance in the case of continuously processing a plurality of data streams. A control stream, different from a data stream, is prepared, and a program and a parameter are updated in advance in accordance with the control stream. Double buffer areas are prepared in a memory of the stream processing apparatus into which the program and the parameter are stored. The location of the data stream to be input is written in the control stream, and buffers for reading the data stream are multiplexed so as to read in advance the top portion of the data stream to be processed next.
摘要翻译：本发明提供一种在连续处理多个数据流的情况下能够提高处理性能的流处理装置。准备与数据流不同的控制流，并且根据控制流预先更新程序和参数。在存储程序和参数的流处理装置的存储器中准备双缓冲区。要输入的数据流的位置被写入控制流中，并且用于读取数据流的缓冲器被多路复用，以便预先读取接下来要处理的数据流的顶部。

5. 发明授权

US08223838B2 Parallel processing circuit for intra-frame prediction 失效
标题翻译：用于帧内预测的并行处理电路
公开(公告)号：US08223838B2
公开(公告)日：2012-07-17
申请号：US11834449
申请日：2007-08-06
申请人： Kenichi Iwata , Seiji Mochizuki , Tetsuya Shibayama , Fumitaka Izuhara , Hiroshi Ueda , Yukifumi Kobayashi , Hiroaki Nakata , Koji Hosogi , Masakazu Ehama , Takafumi Yuasa
发明人： Kenichi Iwata , Seiji Mochizuki , Tetsuya Shibayama , Fumitaka Izuhara , Hiroshi Ueda , Yukifumi Kobayashi , Hiroaki Nakata , Koji Hosogi , Masakazu Ehama , Takafumi Yuasa
IPC分类号： H04N7/12 , H04N11/02 , H04N11/04 , H04B1/66
CPC分类号： H04N19/436 , H04N19/176 , H04N19/593
摘要： The present invention provides a functional block that executes video coding and video decoding based on H.264/AVC. The functional block includes two moving picture processing units, and a memory unit that stores therein data related to the results of processing of first plural macroblocks arranged within one row of one picture by the first moving picture processing unit. Data related to the results of processing of plural adjacent macroblocks, which are selected from the data stored in the memory unit, are transferred to the second moving picture processing unit. The second moving picture processing unit performs processing of one macroblock of second plural macroblocks arranged in the following row, using the transferred data.
摘要翻译：本发明提供一种执行基于H.264 / AVC的视频编码和视频解码的功能块。功能块包括两个运动图像处理单元，以及存储单元，其存储与第一运动图像处理单元一行布置在一行内的第一多个宏块的处理结果有关的数据。与从存储在存储单元中的数据中选择的多个相邻宏块的处理结果有关的数据被传送到第二运动图像处理单元。第二运动图像处理单元使用传送的数据来执行排列在下一行中的第二多个宏块的一个宏块的处理。

6. 发明申请

US20110080308A1 VARIABLE LENGTH CODE DECODING DEVICE AND DECODING METHOD 失效
标题翻译：可变长度代码解码器和解码方法
公开(公告)号：US20110080308A1
公开(公告)日：2011-04-07
申请号：US12961017
申请日：2010-12-06
申请人： Hiroaki NAKATA , Fumitaka Izuhara , Kazushi Akie , Takafumi Yuasa
发明人： Hiroaki NAKATA , Fumitaka Izuhara , Kazushi Akie , Takafumi Yuasa
IPC分类号： H03M7/40
CPC分类号： H03M7/425 , H03M7/30 , H03M7/40 , H03M7/46 , H04N19/115 , H04N19/12 , H04N19/176 , H04N19/61
摘要： A variable length code decoding device for decoding variable length code data, including: a table memory that stores a plurality of decoding process tables having a reference relationship therein; and a decoding control unit that sequentially selects the decoding process tables according to the decoded data to control a process of decoding the variable length code data, wherein when referring to the decoding process table to perform an initial decoding of the variable length code data, the initial decoding process is conducted by a longer bit length to be clipped from the variable length code data for referring to the decoding process table than the bit length used when referring to the other portions of the decoding process table.
摘要翻译：一种用于解码可变长度码数据的可变长度码解码装置，包括：存储多个具有参考关系的解码处理表的表存储器; 以及解码控制单元，其根据解码数据依次选择解码处理表以控制对可变长度代码数据进行解码的处理，其中当参考解码处理表来执行可变长度代码数据的初始解码时，当参考解码处理表的其他部分时，使用比用于参考解码处理表的可变长度代码数据更长的比特长进行初始解码处理。

7. 发明授权

US07864082B2 Variable length code decoding device and decoding method 有权
标题翻译：可变长度码解码装置及解码方法
公开(公告)号：US07864082B2
公开(公告)日：2011-01-04
申请号：US12467556
申请日：2009-05-18
申请人： Hiroaki Nakata , Fumitaka Izuhara , Kazushi Akie , Takafumi Yuasa
发明人： Hiroaki Nakata , Fumitaka Izuhara , Kazushi Akie , Takafumi Yuasa
IPC分类号： H03M7/40
CPC分类号： H03M7/425 , H03M7/30 , H03M7/40 , H03M7/46 , H04N19/115 , H04N19/12 , H04N19/176 , H04N19/61
摘要： A variable length code decoding device for decoding variable length code data, including: a table memory that stores a plurality of decoding process tables having a reference relationship therein; and a decoding control unit that is given a start address and an initial reference bit length of the table memory; and sequentially selects the decoding process tables according to the decoded data to control a process of decoding the variable length code data, wherein when referring to the decoding process table to perform an initial decoding of the variable length code data, the initial decoding process is conducted by a longer bit length to be clipped from the variable length code data for referring to the decoding process table than the bit length used when referring to the other portions of the decoding process table.
摘要翻译：一种用于解码可变长度码数据的可变长度码解码装置，包括：存储多个具有参考关系的解码处理表的表存储器; 以及解码控制单元，其被给予所述表存储器的起始地址和初始参考位长度; 并根据解码数据依次选择解码处理表，以控制对可变长度代码数据进行解码的处理，其中当参考解码处理表执行可变长度代码数据的初始解码时，进行初始解码处理通过比参考解码处理表的其他部分使用的比特长度从参考解码处理表的可变长度代码数据中减去更长的比特长度。

8. 发明申请

US20090304078A1 VARIABLE LENGTH DECODER AND ANIMATION DECODER THEREWITH 审中-公开
标题翻译：可变长度解码器和动画解码器
公开(公告)号：US20090304078A1
公开(公告)日：2009-12-10
申请号：US12473950
申请日：2009-05-28
申请人： Takafumi YUASA , Hiroaki NAKATA , Fumitaka IZUHARA , Kazushi AKIE , Motoki KIMURA
发明人： Takafumi YUASA , Hiroaki NAKATA , Fumitaka IZUHARA , Kazushi AKIE , Motoki KIMURA
IPC分类号： H04N7/26
CPC分类号： H03M7/40 , H04N19/13 , H04N19/436 , H04N19/44 , H04N19/46 , H04N19/61
摘要： The variable length decoder has a memory device including a plurality of lookup tables, and sequentially decodes codewords of variable-length codes using the memory device. The decoded values corresponding to the codewords and control information pieces are stored in the lookup tables. In decoding one codeword, one lookup table is selected from among the plurality of lookup tables. In the decode, one decoded value corresponding to the one codeword, and a control information piece for selecting a next lookup table depending on the decoded value and used for a next decode are produced from the selected lookup table in response to the one codeword in parallel.
摘要翻译：可变长度解码器具有包括多个查找表的存储器件，并且使用该存储器件对可变长度代码的码字进行顺序解码。对应于码字和控制信息的解码值存储在查找表中。在解码一个码字时，从多个查找表中选择一个查找表。在解码中，对应于一个码字的一个解码值和用于根据解码值选择下一个查找表并用于下一个解码的控制信息片段从响应于并行的一个码字的所选查询表产生。

9. 发明申请

US20080031329A1 DATA PROCESSING CIRCUIT 失效
标题翻译：数据处理电路
公开(公告)号：US20080031329A1
公开(公告)日：2008-02-07
申请号：US11834449
申请日：2007-08-06
申请人： Kenichi IWATA , Seiji Mochizuki , Tetsuya Shibayama , Fumitaka Izuhara , Hiroshi Ueda , Yukifumi Kobayashi , Hiroaki Nakata , Koji Hosogi , Masakazu Ehama , Takafumi Yuasa
发明人： Kenichi IWATA , Seiji Mochizuki , Tetsuya Shibayama , Fumitaka Izuhara , Hiroshi Ueda , Yukifumi Kobayashi , Hiroaki Nakata , Koji Hosogi , Masakazu Ehama , Takafumi Yuasa
IPC分类号： H04N7/32
CPC分类号： H04N19/436 , H04N19/176 , H04N19/593
摘要： The present invention provides a functional block that executes video coding and video decoding based on H.264/AVC. The functional block includes two moving picture processing units, and a memory unit that stores therein data related to the results of processing of first plural macroblocks arranged within one row of one picture by the first moving picture processing unit. Data related to the results of processing of plural adjacent macroblocks, which are selected from the data stored in the memory unit, are transferred to the second moving picture processing unit. The second moving picture processing unit performs processing of one macroblock of second plural macroblocks arranged in the following row, using the transferred data.
摘要翻译：本发明提供一种执行基于H.264 / AVC的视频编码和视频解码的功能块。功能块包括两个运动图像处理单元，以及存储单元，其存储与第一运动图像处理单元一行布置在一行内的第一多个宏块的处理结果有关的数据。与从存储在存储单元中的数据中选择的多个相邻宏块的处理结果有关的数据被传送到第二运动图像处理单元。第二运动图像处理单元使用传送的数据来执行排列在下一行中的第二多个宏块的一个宏块的处理。

10. 发明授权

US07876829B2 Motion compensation image coding device and coding method 有权
标题翻译：运动补偿图像编码装置及编码方法
公开(公告)号：US07876829B2
公开(公告)日：2011-01-25
申请号：US11286427
申请日：2005-11-25
申请人： Shohei Saito , Masaru Hase , Fumitaka Izuhara , Seiji Mochizuki
发明人： Shohei Saito , Masaru Hase , Fumitaka Izuhara , Seiji Mochizuki
IPC分类号： H04N7/12
CPC分类号： H04N19/523 , H04N5/145 , H04N19/57
摘要： The present invention provides a technology that is implemented in a motion compensation image coding device or a coding method and intended to code motion picture data in real time by performing a decreased number of arithmetic operations so as to determine a motion vector. In motion compensation image coding, macroblocks and sub-blocks into which each of the macroblocks is divided are searched for a motion vector with integer pixel precision. Based on the results of the search, a shape of a block that should be searched for a motion vector with decimal pixel precision is determined as a shape mode. The block of the shape mode is searched for a motion vector with decimal pixel precision, whereby a motion vector needed to produce predictive image data is determined.
摘要翻译：本发明提供一种在运动补偿图像编码装置或编码方法中实现的，旨在通过执行减少数量的算术运算来实时编码运动图像数据以确定运动矢量的技术。在运动补偿图像编码中，对每个宏块分割的宏块和子块搜索具有整数像素精度的运动矢量。基于搜索结果，确定应该搜索具有小数像素精度的运动矢量的块的形状作为形状模式。搜索具有十进制像素精度的运动矢量的形状模式的块，由此确定产生预测图像数据所需的运动矢量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式