专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US11562280B2 Reducing parasitic interactions in a qubit grid for surface code error correction 有权
公开(公告)号：US11562280B2
公开(公告)日：2023-01-24
申请号：US16636522
申请日：2017-08-09
申请人： Google LLC
发明人： John Martinis , Rami Barends , Austin Greig Fowler
IPC分类号： G06N10/00 , H03K19/177
摘要： Methods and systems for performing a surface code error detection cycle. In one aspect, a method includes initializing and applying Hadamard gates to multiple measurement qubits; performing entangling operations on a first set of paired qubits, wherein each pair comprises a measurement qubit coupled to a neighboring data qubit in a first direction; performing entangling operations on a second set of paired qubits, wherein each pair comprises a measurement qubit coupled to a neighboring data qubit in a second or third direction, the second and third direction being perpendicular to the first direction, the second direction being opposite to the third direction; performing entangling operations on a third set of paired qubits, wherein each pair comprises a measurement qubit coupled to a neighboring data qubit in a fourth direction, the fourth direction being opposite to the first direction; applying Hadamard gates to the measurement qubits; and measuring the measurement qubits.

2. 发明申请

US20190147359A1 COUPLING ARCHITECTURES FOR SUPERCONDUCTING FLUX QUBITS 审中-公开
公开(公告)号：US20190147359A1
公开(公告)日：2019-05-16
申请号：US16096110
申请日：2016-12-30
申请人： Google LLC
发明人： Yu Chen , Hartmut Neven , Austin Greig Fowler , Alireza Shabani Barzegar
IPC分类号： G06N10/00 , H01P3/00 , H01L39/02 , H01P7/08
CPC分类号： G06N10/00 , H01L39/025 , H01P3/003 , H01P7/086
摘要： A quantum computing device includes: a first array of qubits arranged along a first axis; and a second array of qubits arranged along a second axis different from the first axis so that the qubits of the second array intersect with the qubits of the first array to form a lattice structure, in which each qubit in the first array is offset along the second axis relative to a directly adjacent qubit in the first array, each qubit in the second array is offset along the first axis relative to a directly adjacent qubit in the second array, and each intersection between a qubit from the first array and a qubit from the second array in the lattice structure comprises a coupler arranged to inductively couple the qubit from the first array to the qubit from the second array.

3. 发明申请

US20220382626A1 QUANTUM ERROR CORRECTION 有权
公开(公告)号：US20220382626A1
公开(公告)日：2022-12-01
申请号：US17819522
申请日：2022-08-12
申请人： Google LLC
发明人： Austin Greig Fowler
IPC分类号： G06F11/10 , G06N10/00 , G06F15/16 , G06N10/70
摘要： Apparatus for quantum error correction is disclosed. The apparatus includes an array of processing cores, each processing core comprising: a processor on a first chip; and a processor cache on the first chip; and a bus for interconnecting neighbouring processing cores in the array of processing cores; wherein each processing core includes: control code which, when executed by the processor, causes the processor to access a processor cache of at least one neighbouring processing core.

4. 发明申请

US20210334691A1 ERROR CORRECTED VARIATIONAL ALGORITHMS 有权
公开(公告)号：US20210334691A1
公开(公告)日：2021-10-28
申请号：US17278137
申请日：2018-09-25
申请人： Google LLC
发明人： Ryan Babbush , Austin Greig Fowler
IPC分类号： G06N10/00 , G06F15/16
摘要： Methods, systems and apparatus for approximating a target quantum state. In one aspect, a method for determining a target quantum state includes the actions of receiving data representing a target quantum state of a quantum system as a result of applying a quantum circuit to an initial quantum state of the quantum system; determining an approximate quantum circuit that approximates the specific quantum circuit by adaptively adjusting a number of T gates available to the specific quantum circuit; and applying the determined approximate quantum circuit to the initial quantum state to obtain an approximation of the target quantum state.

5. 发明授权

US11049036B2 Frequency pattern for reducing parasitic interactions in a qubit grid 有权
公开(公告)号：US11049036B2
公开(公告)日：2021-06-29
申请号：US16636528
申请日：2017-08-09
申请人： Google LLC
发明人： John Martinis , Rami Barends , Austin Greig Fowler
IPC分类号： G06F17/00 , G06N10/00 , G06F15/80
摘要： Methods, systems, and apparatus for operating a system of qubits. In one aspect, a method includes operating a first qubit from a first plurality of qubits at a first qubit frequency from a first qubit frequency region, and operating a second qubit from the first plurality of qubits at a second qubit frequency from a second first qubit frequency region, the second qubit frequency and the second first qubit frequency region being different to the first qubit frequency and the first qubit frequency region, respectively, wherein the second qubit is diagonal to the first qubit in a two-dimensional grid of qubits.

6. 发明申请

US20200285539A1 QUANTUM ERROR CORRECTION 审中-公开
公开(公告)号：US20200285539A1
公开(公告)日：2020-09-10
申请号：US16645756
申请日：2017-09-12
申请人： Google LLC
发明人： Austin Greig Fowler
IPC分类号： G06F11/10 , G06N10/00
摘要： A quantum error correction method including correcting a stream of syndrome measurements produced by a quantum computer comprises receiving a layered representation of error propagation through quantum error detection circuits, the layered representation comprises a plurality of line circuit layers that each represent a probability of local detection events in a quantum computer associated with one or more potential error processes in the execution of a quantum algorithm; during execution of the quantum algorithm: receiving one or more syndrome measurements from quantum error detection circuits; converting the syndrome measurements into detection events written to an array that represents a patch of quantum error correction circuits at a sequence of steps in the quantum algorithm; determining one or more errors in the execution of the quantum algorithm from the detection events in dependence upon the stored line circuit layers; and causing correction of the syndrome measurements based on the determined errors.

7. 发明授权

US11568298B2 Surface code computations using auto-CCZ quantum states 有权
公开(公告)号：US11568298B2
公开(公告)日：2023-01-31
申请号：US16833301
申请日：2020-03-27
申请人： Google LLC
发明人： Craig Gidney , Austin Greig Fowler
IPC分类号： G11C11/00 , G06N10/00 , G11C11/4063 , G06F7/48 , G06F7/72 , G06F7/505 , G06F17/10 , H04B10/70
摘要： Methods and apparatus for performing surface code computations using Auto-CCZ states. In one aspect, a method for implementing a delayed choice CZ operation on a first and second data qubit using a quantum computer includes: preparing a first and second routing qubit in a magic state; interacting the first data qubit with the first routing qubit and the second data qubit with the second routing qubit using a first and second CNOT operation, where the first and second data qubits act as controls for the CNOT operations; if a received first classical bit represents an off state: applying a first and second Hadamard gate to the first and second routing qubit; measuring the first and second routing qubit using Z basis measurements to obtain a second and third classical bit; and performing classically controlled fixup operations on the first and second data qubit using the second and third classical bits.

8. 发明授权

US11422890B2 Quantum error correction 有权
公开(公告)号：US11422890B2
公开(公告)日：2022-08-23
申请号：US16645756
申请日：2017-09-12
申请人： Google LLC
发明人： Austin Greig Fowler
IPC分类号： G06F11/00 , G06F11/10 , G06N10/00
摘要： Methods, systems and apparatus for correcting a stream of syndrome measurements produced by a quantum computer. A layered representation of error propagation through quantum error detection circuits is received. The layered representation includes a plurality of line circuit layers that each represent a probability of local detection events in a quantum computer associated with one or more potential error processes in the execution of a quantum algorithm. During execution of the quantum algorithm, one or more syndrome measurements are received from quantum error detection circuits. The syndrome measurements are converted into detection events and written to an array that represents quantum error correction circuits that are grouped together at a sequence of steps in the quantum algorithm. Errors in the execution of the quantum algorithm are determined from the detection events in dependence upon the stored line circuit layers. Based on the determined errors, the syndrome measurements are corrected.

9. 发明申请

US20210374588A1 Low Overhead Quantum Computation Using Lattice Surgery 有权
公开(公告)号：US20210374588A1
公开(公告)日：2021-12-02
申请号：US16980592
申请日：2019-08-08
申请人： Google LLC
发明人： Craig Gidney , Austin Greig Fowler
IPC分类号： G06N10/00 , G06F11/00
摘要： Methods, systems, and apparatus for performing low overhead quantum computations using lattice surgery. In one aspect, an apparatus includes a multi-qubit lattice defining a plurality of qubit rows and plurality of qubit columns, comprising: two or more separate row portions of rotated logical qubits, each row portion comprising a plurality of rotated logical qubits that are each adjacent to each other, each rotated logical qubit comprising: a plurality of data qubits, and a plurality of measure qubits; two or more separate row portions of inactive qubits, each row portion defining a plurality of inactive qubits; wherein: each row portion of rotated logical qubits is adjacent a row portion of inactive qubits.

10. 发明申请

US20200278903A1 QUANTUM ERROR CORRECTION 审中-公开
公开(公告)号：US20200278903A1
公开(公告)日：2020-09-03
申请号：US16645776
申请日：2017-09-13
申请人： Google LLC
发明人： Austin Greig Fowler
IPC分类号： G06F11/10 , G06N10/00 , G06F15/16
摘要： Apparatus for quantum error correction is disclosed. The apparatus includes an array of processing cores, each processing core comprising: a processor on a first chip; and a processor cache on the first chip; and a bus for interconnecting neighbouring processing cores in the array of processing cores; wherein each processing core includes: control code which, when executed by the processor, causes the processor to access a processor cache of at least one neighbouring processing core.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式