会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Method and System for LLR Buffer Reduction in a Wireless Communication Modem
    • 无线通信调制解调器中LLR缓冲区减少的方法和系统
    • US20100067598A1
    • 2010-03-18
    • US12405649
    • 2009-03-17
    • Hemanth SampathAvneesh AgrawalJeremy H. Lin
    • Hemanth SampathAvneesh AgrawalJeremy H. Lin
    • H04L5/12H04L27/06
    • H03M13/45H03M13/6588H04L1/0046H04L1/1819H04L1/1822H04L1/1835H04L1/1845H04L5/0007H04L25/067
    • A system involves a transmitting device (for example, a first wireless communication device) and a receiving device (for example, a second wireless communication device). In the receiving device, LLR (Log-Likelihood Ratio) values are stored into an LLR buffer. LLR bit width is adjusted as a function of packet size of an incoming transmission to reduce the LLR buffer size required and/or to prevent LLR buffer capacity from being exceeded. The receiver may use a higher performance demodulator in order to maintain performance despite smaller LLR bit width. In the transmitting device, encoder code rate is adjusted as a function of receiver LLR buffer capacity and packet size of the outgoing transmission such that receiver LLR buffer capacity is not exceeded. Any combination of receiver LLR bit width adjustment, demodulator selection, and encoder code rate adjustment can be practiced to reduce LLR buffer size required while maintaining performance.
    • 系统涉及发送设备(例如,第一无线通信设备)和接收设备(例如,第二无线通信设备)。 在接收设备中,将LLR(对数似然比)值存储到LLR缓冲器中。 根据输入传输的分组大小调整LLR比特宽度,以减少所需的LLR缓冲区大小和/或防止超出LLR缓冲区容量。 接收机可以使用更高性能的解调器,以便尽管较小的LLR位宽度来保持性能。 在发送设备中,根据接收机LLR缓冲器容量和输出传输的分组大小调节编码器码率,使得接收机LLR缓冲器容量不被超过。 可以实现接收机LLR位宽度调整,解调器选择和编码器码率调整的任何组合,以在保持性能的同时减少所需的LLR缓冲区大小。
    • 2. 发明授权
    • Method and system for LLR buffer reduction in a wireless communication modem
    • 无线通信调制解调器中LLR缓冲区减少的方法和系统
    • US08873671B2
    • 2014-10-28
    • US12405649
    • 2009-03-17
    • Hemanth SampathAvneesh AgrawalJeremy H. Lin
    • Hemanth SampathAvneesh AgrawalJeremy H. Lin
    • H04L27/00H04L1/00H03M13/00H04L25/06H03M13/45H04L5/00H04L1/18
    • H03M13/45H03M13/6588H04L1/0046H04L1/1819H04L1/1822H04L1/1835H04L1/1845H04L5/0007H04L25/067
    • A system involves a transmitting device (for example, a first wireless communication device) and a receiving device (for example, a second wireless communication device). In the receiving device, LLR (Log-Likelihood Ratio) values are stored into an LLR buffer. LLR bit width is adjusted as a function of packet size of an incoming transmission to reduce the LLR buffer size required and/or to prevent LLR buffer capacity from being exceeded. The receiver may use a higher performance demodulator in order to maintain performance despite smaller LLR bit width. In the transmitting device, encoder code rate is adjusted as a function of receiver LLR buffer capacity and packet size of the outgoing transmission such that receiver LLR buffer capacity is not exceeded. Any combination of receiver LLR bit width adjustment, demodulator selection, and encoder code rate adjustment can be practiced to reduce LLR buffer size required while maintaining performance.
    • 系统涉及发送设备(例如,第一无线通信设备)和接收设备(例如,第二无线通信设备)。 在接收设备中,将LLR(对数似然比)值存储到LLR缓冲器中。 根据输入传输的分组大小调整LLR比特宽度,以减少所需的LLR缓冲区大小和/或防止超出LLR缓冲区容量。 接收机可以使用更高性能的解调器,以便尽管较小的LLR位宽度来保持性能。 在发送设备中,根据接收机LLR缓冲器容量和输出传输的分组大小调节编码器码率,使得接收机LLR缓冲器容量不被超过。 可以实现接收机LLR位宽度调整,解调器选择和编码器码率调整的任何组合,以在保持性能的同时减少所需的LLR缓冲区大小。
    • 5. 发明授权
    • Method and apparatus for chip-rate processing in a CDMA system
    • 用于CDMA系统中码片速率处理的方法和装置
    • US07209461B2
    • 2007-04-24
    • US09852436
    • 2001-05-09
    • Avneesh AgrawalJeremy H. Lin
    • Avneesh AgrawalJeremy H. Lin
    • H04B7/216
    • H04B1/7117H04B1/7115H04B2201/70707
    • Techniques for increased finger demodulation capability in a hardware efficient manner are disclosed. In one aspect, I and Q samples are shifted into a parallel-accessible shift register. A plurality of chip samples are accessed from the shift register and operated on in parallel to produce a multi-chip result for a channel each cycle. These multi-chip results can be accumulated and output to a symbol-rate processor on symbol boundaries. The scheduling of shift register access, computation, and accumulation can be scheduled such that the hardware is time-shared to support a large number of channels. In another aspect, time-tracking of a large number of channels can be accommodated through channel-specific indexing of the contents of the shift register file. These aspects, along with various others also presented, provide for hardware efficient chip rate processing capability for a large number of channels, with a high degree of flexibility in deployment of those channels.
    • 公开了以硬件有效的方式增加手指解调能力的技术。 在一个方面,I和Q样本被移入并行可访问的移位寄存器。 从移位寄存器访问多个芯片样本,并行操作,以产生每个周期的信道的多芯片结果。 这些多芯片结果可以被累加并输出到符号边界上的符号速率处理器。 可以调度移位寄存器访问,计算和累加的调度,使得硬件是时分的,以支持大量信道。 在另一方面,可以通过针对移位寄存器文件的内容的特定索引来容纳大量信道的时间跟踪。 这些方面以及还提出了各种其他方面,为大量渠道提供硬件高效的芯片速率处理能力,在这些频道的部署方面具有高度的灵活性。