专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08433930B1 One-time programmable memories for key storage 有权
标题翻译：用于密钥存储的一次性可编程存储器
公开(公告)号：US08433930B1
公开(公告)日：2013-04-30
申请号：US12884753
申请日：2010-09-17
申请人： Juju Joyce , Martin Langhammer , Keone Streicher , David Jefferson
发明人： Juju Joyce , Martin Langhammer , Keone Streicher , David Jefferson
IPC分类号： H04L29/06
CPC分类号： G06F12/1433 , G06F21/76 , H04L9/0894 , H04L2209/12 , H04L2209/16
摘要： Circuits, methods, and apparatus that store and prevent modification or erasure of stored encoding keys, serial identification numbers, or other information. An encoding key stored with an embodiment of the present invention may be used to decode a configuration bitstream on an integrated circuit, such as an FPGA. A serial number may be used to track or authenticate an integrated circuit. Embodiments of the present invention store this information in a memory such as an SRAM, DRAM, EPROM, EEPROM, flash, fuse array, or other type of memory. In order to prevent its erasure or modification, write enable circuitry for the memory is then permanently disabled, and if the memory is volatile, a continuous power supply is provided. Further refinements verify that the write enable circuitry has been disabled before allowing the device to be configured or to be operable.
摘要翻译：存储和防止存储的编码密钥，串行识别号码或其他信息的修改或擦除的电路，方法和装置。与本发明的实施例一起存储的编码密钥可用于解码诸如FPGA的集成电路上的配置比特流。序列号可用于跟踪或认证集成电路。本发明的实施例将该信息存储在诸如SRAM，DRAM，EPROM，EEPROM，闪存，熔丝阵列或其它类型的存储器之类的存储器中。为了防止其擦除或修改，存储器的写使能电路然后被永久禁用，并且如果存储器是易失性的，则提供连续的电源。进一步细化验证在允许设备被配置或可操作之前写使能电路已被禁用。

2. 发明授权

US07606362B1 FPGA configuration bitstream encryption using modified key 失效
标题翻译： FPGA配置比特流加密使用修改密钥
公开(公告)号：US07606362B1
公开(公告)日：2009-10-20
申请号：US11042019
申请日：2005-01-25
申请人： Keone Streicher , David Jefferson , Juju Joyce , Martin Langhammer
发明人： Keone Streicher , David Jefferson , Juju Joyce , Martin Langhammer
IPC分类号： H04L21/00
CPC分类号： H04L9/0822 , H04L9/0631 , H04L9/065 , H04L9/0861 , H04L2209/24
摘要： Circuits, methods, and apparatus that prevent detection and erasure of a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a user key in order to prevent its detection. In a specific embodiment, the user key is masked by software that performs a function on it a first number of times. The result is used to encrypt a configuration bitstream. The user key is also provided to an FPGA or other device, where the function is performed a second number of times and the result stored. When the device is configured, the result is retrieved, the function is performed on it the first number of times less the second number of times and then it is used to decrypt the configuration bitstream. A further embodiment uses a one-time programmable fuse (OTP) array to prevent erasure or modification.
摘要翻译：阻止对FPGA或其他设备的配置比特流或其他数据的检测和擦除的电路，方法和装置。本发明的示例性实施例掩盖用户密钥以防止其检测。在具体实施例中，用户密钥被第一次执行功能的软件掩码。结果用于加密配置比特流。用户密钥还提供给FPGA或其他设备，其中功能被执行第二次并且存储结果。当配置设备时，将检索结果，该功能在其上执行第一次次数少于第二次，然后用于解密配置比特流。另一实施例使用一次性可编程熔丝（OTP）阵列来防止擦除或修改。

3. 发明授权

US07818584B1 One-time programmable memories for key storage 有权
标题翻译：用于密钥存储的一次性可编程存储器
公开(公告)号：US07818584B1
公开(公告)日：2010-10-19
申请号：US11042937
申请日：2005-01-25
申请人： Juju Joyce , Martin Langhammer , Keone Streicher , David Jefferson
发明人： Juju Joyce , Martin Langhammer , Keone Streicher , David Jefferson
IPC分类号： G06F11/30 , G06F12/14
CPC分类号： G06F12/1433 , G06F21/76 , H04L9/0894 , H04L2209/12 , H04L2209/16
摘要： Circuits, methods, and apparatus that store and prevent modification or erasure of stored encoding keys, serial identification numbers, or other information. An encoding key stored with an embodiment of the present invention may be used to decode a configuration bitstream on an integrated circuit, such as an FPGA. A serial number may be used to track or authenticate an integrated circuit. Embodiments of the present invention store this information in a memory such as an SRAM, DRAM, EPROM, EEPROM, flash, fuse array, or other type of memory. In order to prevent its erasure or modification, write enable circuitry for the memory is then permanently disabled, and if the memory is volatile, a continuous power supply is provided. Further refinements verify that the write enable circuitry has been disabled before allowing the device to be configured or to be operable.
摘要翻译：存储和防止存储的编码密钥，串行标识号或其他信息的修改或擦除的电路，方法和装置。与本发明的实施例一起存储的编码密钥可用于解码诸如FPGA的集成电路上的配置比特流。序列号可用于跟踪或认证集成电路。本发明的实施例将该信息存储在诸如SRAM，DRAM，EPROM，EEPROM，闪存，熔丝阵列或其它类型的存储器之类的存储器中。为了防止其擦除或修改，存储器的写使能电路然后被永久禁用，并且如果存储器是易失性的，则提供连续的电源。进一步细化验证在允许设备被配置或可操作之前写使能电路已被禁用。

4. 发明授权

US09582686B1 Unique secure serial ID 有权
标题翻译：唯一的安全序列号
公开(公告)号：US09582686B1
公开(公告)日：2017-02-28
申请号：US11939032
申请日：2007-11-13
申请人： Martin Langhammer , Juju Joyce
发明人： Martin Langhammer , Juju Joyce
IPC分类号： G06F21/00 , G07C9/00 , G06F21/72 , G06Q20/34 , G06F21/76 , G06K19/073
CPC分类号： G06F21/72 , G06F21/76 , G06K19/07345 , G06Q20/341 , G06Q20/3558 , G06Q50/00
摘要： Methods, circuits, and apparatus are provided an FPGA user, ASIC designer, or the like the ability to program a unique ID per each circuit into a memory, such as a non-volatile one-time programmable memory bank on an FPGA. This unique ID is secure such that no one else can replicate it on another part, thus keeping it unique to the user for which it was intended. An encryption engine receives plaintext and produces the unique ID that is stored in memory that is designed to only be writeable through the encryption engine. Thus, the FPGA/ASIC designer can track who is the customer they sold this part to or who the last authorized user is.
摘要翻译：方法，电路和装置为FPGA用户，ASIC设计者等提供将每个电路的唯一ID编程到诸如FPGA上的非易失性一次可编程存储器之类的存储器中的能力。这个唯一的ID是安全的，使得没有其他人可以在另一部分上复制它，因此保持其对于其所期望的用户是唯一的。加密引擎接收明文，并产生存储在存储器中的唯一ID，该唯一ID被设计为只能通过加密引擎写入。因此，FPGA / ASIC设计人员可以跟踪谁销售这部分的客户是谁或最后授权的用户是谁。

5. 发明授权

US08209545B1 FPGA configuration bitstream protection using multiple keys 有权
标题翻译： FPGA配置比特流保护使用多个密钥
公开(公告)号：US08209545B1
公开(公告)日：2012-06-26
申请号：US12785400
申请日：2010-05-21
申请人： Martin Langhammer , Juju Joyce , Keone Streicher , David Jefferson , Srinivas Reddy , Nitin Prasad
发明人： Martin Langhammer , Juju Joyce , Keone Streicher , David Jefferson , Srinivas Reddy , Nitin Prasad
IPC分类号： H04L9/08
CPC分类号： H04L9/065 , G06F21/60 , G06F21/76 , H04L9/0877 , H04L9/14 , H04L2209/12 , H04L2209/16 , H04L2209/26
摘要： Circuits, methods, and apparatus that prevent detection and erasure of encoding or encryption keys. These encoding keys may be used to encode a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a first key to form an encoding key in order to prevent detection of the first key. In a specific embodiment, the first key is encoded using a second key. The encoded key is used to encode a configuration bitstream or other data. The encoded key is stored on an FPGA or other device. When the device is to be configured, the encoded key is retrieved and used to decode the bitstream or other data. A further embodiment stores an encryption key in a one-time programmable memory (OTP) array to prevent its erasure or modification. The encoding key may be further obfuscated before storage.
摘要翻译：阻止检测和擦除编码或加密密钥的电路，方法和装置。这些编码密钥可以用于对配置比特流或FPGA或其他设备的其他数据进行编码。本发明的示例性实施例掩蔽第一密钥以形成编码密钥，以便防止第一密钥的检测。在具体实施例中，使用第二密钥对第一密钥进行编码。编码密钥用于对配置比特流或其他数据进行编码。编码密钥存储在FPGA或其他设备上。当要配置设备时，将检索编码密钥并将其用于解码比特流或其他数据。另一实施例将加密密钥存储在一次性可编程存储器（OTP）阵列中以防止其擦除或修改。在存储之前可以进一步模糊编码密钥。

6. 发明授权

US07984292B1 FPGA configuration bitstream encryption using modified key 有权
标题翻译： FPGA配置比特流加密使用修改密钥
公开(公告)号：US07984292B1
公开(公告)日：2011-07-19
申请号：US12559287
申请日：2009-09-14
申请人： Keone Streicher , David Jefferson , Juju Joyce , Martin Langhammer
发明人： Keone Streicher , David Jefferson , Juju Joyce , Martin Langhammer
IPC分类号： H04L29/06 , G06F15/16
CPC分类号： H04L9/0822 , H04L9/0631 , H04L9/065 , H04L9/0861 , H04L2209/24
摘要： Circuits, methods, and apparatus that prevent detection and erasure of a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a user key in order to prevent its detection. In a specific embodiment, the user key is masked by software that performs a function on it a first number of times. The result is used to encrypt a configuration bitstream. The user key is also provided to an FPGA or other device, where the function is performed a second number of times and the result stored. When the device is configured, the result is retrieved, the function is performed on it the first number of times less the second number of times and then it is used to decrypt the configuration bitstream. A further embodiment uses a one-time programmable fuse (OTP) array to prevent erasure or modification.
摘要翻译：阻止对FPGA或其他设备的配置比特流或其他数据的检测和擦除的电路，方法和装置。本发明的示例性实施例掩盖用户密钥以防止其检测。在具体实施例中，用户密钥被第一次执行功能的软件掩码。结果用于加密配置比特流。用户密钥还提供给FPGA或其他设备，其中功能被执行第二次并且存储结果。当配置设备时，将检索结果，该功能在其上执行第一次次数少于第二次，然后用于解密配置比特流。另一实施例使用一次性可编程熔丝（OTP）阵列来防止擦除或修改。

7. 发明授权

US07734043B1 Encryption key obfuscation and storage 失效
标题翻译：加密密钥模糊和存储
公开(公告)号：US07734043B1
公开(公告)日：2010-06-08
申请号：US11042032
申请日：2005-01-25
申请人： David Jefferson , Martin Langhammer , Keone Streicher , Juju Joyce
发明人： David Jefferson , Martin Langhammer , Keone Streicher , Juju Joyce
IPC分类号： G06F9/00 , H04K1/00 , G06F9/24
CPC分类号： G06F21/76 , H04L9/065 , H04L9/0894 , H04L2209/12 , H04L2209/16
摘要： Circuits, methods, and apparatus that prevent easy detection and erasure or modification of an encryption or encoding key. This key may be used to encode and decode a configuration bitstream for an FPGA or other programmable or configurable device. One embodiment of the present invention obfuscates a key then stores it in a memory array on an FPGA. This memory array may be a one-time programmable memory to prevent erasure or modification of the key. After retrieval from storage, a reverse or de-obfuscation is performed to recover the key. Further obfuscation may be achieved by proper layout of the relevant circuitry.
摘要翻译：防止容易检测和擦除或修改加密或编码密钥的电路，方法和装置。该密钥可用于编码和解码FPGA或其他可编程或可配置设备的配置比特流。本发明的一个实施例模糊一个密钥然后将其存储在FPGA上的存储器阵列中。该存储器阵列可以是一次性可编程存储器，以防止键的擦除或修改。在从存储器检索之后，执行反向或去混淆以恢复密钥。可以通过相关电路的适当布局来实现进一步的模糊化。

8. 发明授权

US08826038B1 FPGA configuration bitstream protection using multiple keys 有权
标题翻译： FPGA配置比特流保护使用多个密钥
公开(公告)号：US08826038B1
公开(公告)日：2014-09-02
申请号：US13474745
申请日：2012-05-18
申请人： Martin Langhammer , Juju Joyce , Keone Streicher , David Jefferson , Srinivas Reddy , Nitin Prasad
发明人： Martin Langhammer , Juju Joyce , Keone Streicher , David Jefferson , Srinivas Reddy , Nitin Prasad
IPC分类号： G06F21/00
CPC分类号： H04L9/065 , G06F21/60 , G06F21/76 , H04L9/0877 , H04L9/14 , H04L2209/12 , H04L2209/16 , H04L2209/26
摘要： Circuits, methods, and apparatus that prevent detection and erasure of encoding or encryption keys. These encoding keys may be used to encode a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a first key to form an encoding key in order to prevent detection of the first key. In a specific embodiment, the first key is encoded using a second key. The encoded key is used to encode a configuration bitstream or other data. The encoded key is stored on an FPGA or other device. When the device is to be configured, the encoded key is retrieved and used to decode the bitstream or other data. A further embodiment stores an encryption key in a one-time programmable memory (OTP) array to prevent its erasure or modification. The encoding key may be further obfuscated before storage.
摘要翻译：阻止检测和擦除编码或加密密钥的电路，方法和装置。这些编码密钥可以用于对配置比特流或FPGA或其他设备的其他数据进行编码。本发明的示例性实施例掩蔽第一密钥以形成编码密钥，以便防止第一密钥的检测。在具体实施例中，使用第二密钥对第一密钥进行编码。编码密钥用于对配置比特流或其他数据进行编码。编码密钥存储在FPGA或其他设备上。当要配置设备时，将检索编码密钥并将其用于解码比特流或其他数据。另一实施例将加密密钥存储在一次性可编程存储器（OTP）阵列中以防止其擦除或修改。在存储之前可以进一步模糊编码密钥。

9. 发明授权

US08363833B1 FPGA configuration bitstream encryption using modified key 有权
公开(公告)号：US08363833B1
公开(公告)日：2013-01-29
申请号：US13155843
申请日：2011-06-08
申请人： Keone Streicher , David Jefferson , Juju Joyce , Martin Langhammer
发明人： Keone Streicher , David Jefferson , Juju Joyce , Martin Langhammer
IPC分类号： H04L9/00
CPC分类号： H04L9/0822 , H04L9/0631 , H04L9/065 , H04L9/0861 , H04L2209/24
摘要： Circuits, methods, and apparatus that prevent detection and erasure of a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a user key in order to prevent its detection. In a specific embodiment, the user key is masked by software that performs a function on it a first number of times. The result is used to encrypt a configuration bitstream. The user key is also provided to an FPGA or other device, where the function is performed a second number of times and the result stored. When the device is configured, the result is retrieved, the function is performed on it the first number of times less the second number of times and then it is used to decrypt the configuration bitstream. A further embodiment uses a one-time programmable fuse (OTP) array to prevent erasure or modification.

10. 发明授权

US07725738B1 FPGA configuration bitstream protection using multiple keys 有权
标题翻译： FPGA配置比特流保护使用多个密钥
公开(公告)号：US07725738B1
公开(公告)日：2010-05-25
申请号：US11042477
申请日：2005-01-25
申请人： Martin Langhammer , Juju Joyce , Keone Streicher , David Jefferson , Srinivas Reddy , Nitin Prasad
发明人： Martin Langhammer , Juju Joyce , Keone Streicher , David Jefferson , Srinivas Reddy , Nitin Prasad
IPC分类号： G06F12/14
CPC分类号： H04L9/065 , G06F21/60 , G06F21/76 , H04L9/0877 , H04L9/14 , H04L2209/12 , H04L2209/16 , H04L2209/26
摘要： Circuits, methods, and apparatus that prevent detection and erasure of encoding or encryption keys. These encoding keys may be used to encode a configuration bitstream or other data for an FPGA or other device. An exemplary embodiment of the present invention masks a first key to form an encoding key in order to prevent detection of the first key. In a specific embodiment, the first key is encoded using a second key. The encoded key is used to encode a configuration bitstream or other data. The encoded key is stored on an FPGA or other device. When the device is to be configured, the encoded key is retrieved and used to decode the bitstream or other data. A further embodiment stores an encryption key in a one-time programmable memory (OTP) array to prevent its erasure or modification. The encoding key may be further obfuscated before storage.
摘要翻译：阻止检测和擦除编码或加密密钥的电路，方法和装置。这些编码密钥可以用于对配置比特流或FPGA或其他设备的其他数据进行编码。本发明的示例性实施例掩蔽第一密钥以形成编码密钥，以便防止第一密钥的检测。在具体实施例中，使用第二密钥对第一密钥进行编码。编码密钥用于对配置比特流或其他数据进行编码。编码密钥存储在FPGA或其他设备上。当要配置设备时，将检索编码密钥并将其用于解码比特流或其他数据。另一实施例将加密密钥存储在一次性可编程存储器（OTP）阵列中以防止其擦除或修改。在存储之前可以进一步模糊编码密钥。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式