会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • DOUBLE TRENCH FOR ISOLATION OF SEMICONDUCTOR DEVICES
    • 用于隔离半导体器件的双光栅
    • US20100105188A1
    • 2010-04-29
    • US12651683
    • 2010-01-04
    • Peter MOENSMarnix TackSylvie BoonenPaul Colson
    • Peter MOENSMarnix TackSylvie BoonenPaul Colson
    • H01L21/762
    • H01L21/3081H01L21/3083H01L21/76205H01L21/76229
    • Semiconductor device has a substrate (50), a buried layer (55), an active area extending from a surface contact to the buried layer, an insulator (130) in a first trench extending towards the buried layer, to isolate the active area, and a second insulator (130) in a second deep trench and extending through the buried layer to isolate the buried layer and the active area from other pails of the substrate. This double trench can help reduce the area needed for the electrical isolation between the active device and the other devices. Such reduction in area can enable greater integration or more cells in a multi cell super-MOS device, and so improve performance parameters such as Ron. The double trench can be manufactured using a first mask to etch both trenches at the same time, and subsequently using a second mask to etch the second deep trench deeper.
    • 半导体器件具有衬底(50),掩埋层(55),从表面接触延伸到掩埋层的有源区,在朝向掩埋层延伸的第一沟槽中的绝缘体(130),以隔离有源区, 以及在第二深沟槽中的第二绝缘体(130),并且延伸穿过所述掩埋层以将所述掩埋层和所述有源区域与所述衬底的其它桶隔离。 该双沟槽可以帮助减少有源器件与其他器件之间的电气隔离所需的面积。 这样的面积减少可以实现多单元超MOS器件中的更大的集成或更多的单元,并且因此改进诸如Ron的性能参数。 可以使用第一掩模制造双沟槽以同时蚀刻两个沟槽,并且随后使用第二掩模来更深地蚀刻第二深沟槽。
    • 2. 发明授权
    • Double trench for isolation of semiconductor devices
    • 用于隔离半导体器件的双沟槽
    • US07667270B2
    • 2010-02-23
    • US11399377
    • 2006-04-07
    • Peter MoensMarnix TackSylvie BoonenPaul Colson
    • Peter MoensMarnix TackSylvie BoonenPaul Colson
    • H01L21/331
    • H01L21/3081H01L21/3083H01L21/76205H01L21/76229
    • A semiconductor device has a substrate (50), a buried layer (55), an active area extending from a surface contact to the buried layer, an insulator (130) in a first trench extending towards the buried layer, to isolate the active area, and a second insulator (130) in a second deep trench and extending through the buried layer to isolate the buried layer and the active area from other parts of the substrate. This double trench can help reduce the area needed for the electrical isolation between the active device and the other devices. Such reduction in area can enable greater integration or more cells in a multi cell super-MOS device, and so improve performance parameters such as Ron. The double trench can be manufactured using a first mask to etch both trenches at the same time, and subsequently using a second mask to etch the second deep trench deeper.
    • 半导体器件具有衬底(50),掩埋层(55),从表面接触延伸到掩埋层的有源区,在朝向掩埋层延伸的第一沟槽中的绝缘体(130),以隔离有源区 ,以及第二深沟槽中的第二绝缘体(130),并延伸穿过所述掩埋层以将所述掩埋层和所述有源区域与所述衬底的其它部分隔离。 该双沟槽可以帮助减少有源器件与其他器件之间的电气隔离所需的面积。 这样的面积减少可以实现多单元超MOS器件中的更大的集成或更多的单元,并且因此改进诸如Ron的性能参数。 可以使用第一掩模制造双沟槽以同时蚀刻两个沟槽,并且随后使用第二掩模来更深地蚀刻第二深沟槽。
    • 3. 发明申请
    • Double trench for isolation of semiconductor devices
    • 用于隔离半导体器件的双沟槽
    • US20060244029A1
    • 2006-11-02
    • US11399377
    • 2006-04-07
    • Peter MoensMarnix TackSylvie BoonenPaul Colson
    • Peter MoensMarnix TackSylvie BoonenPaul Colson
    • H01L29/94H01L27/108H01L29/76H01L31/119H01L21/76
    • H01L21/3081H01L21/3083H01L21/76205H01L21/76229
    • A semiconductor device has a substrate (50), a buried layer (55), an active area extending from a surface contact to the buried layer, an insulator (130) in a first trench extending towards the buried layer, to isolate the active area, and a second insulator (130) in a second deep trench and extending through the buried layer to isolate the buried layer and the active area from other parts of the substrate. This double trench can help reduce the area needed for the electrical isolation between the active device and the other devices. Such reduction in area can enable greater integration or more cells in a multi cell super-MOS device, and so improve performance parameters such as Ron. The double trench can be manufactured using a first mask to etch both trenches at the same time, and subsequently using a second mask to etch the second deep trench deeper.
    • 半导体器件具有衬底(50),掩埋层(55),从表面接触延伸到掩埋层的有源区,在朝向掩埋层延伸的第一沟槽中的绝缘体(130),以隔离有源区 ,以及第二深沟槽中的第二绝缘体(130),并延伸穿过所述掩埋层以将所述掩埋层和所述有源区域与所述衬底的其它部分隔离。 该双沟槽可以帮助减少有源器件与其他器件之间的电气隔离所需的面积。 这样的面积减少可以实现多单元超MOS器件中的更大的集成或更多的单元,并且因此改进诸如Ron的性能参数。 可以使用第一掩模制造双沟槽以同时蚀刻两个沟槽,并且随后使用第二掩模来更深地蚀刻第二深沟槽。
    • 4. 发明授权
    • Double trench for isolation of semiconductor devices
    • 用于隔离半导体器件的双沟槽
    • US07915155B2
    • 2011-03-29
    • US12651683
    • 2010-01-04
    • Peter MoensMarnix TackSylvie BoonenPaul Colson
    • Peter MoensMarnix TackSylvie BoonenPaul Colson
    • H01L21/22
    • H01L21/3081H01L21/3083H01L21/76205H01L21/76229
    • Semiconductor device has a substrate (50), a buried layer (55), an active area extending from a surface contact to the buried layer, an insulator (130) in a first trench extending towards the buried layer, to isolate the active area, and a second insulator (130) in a second deep trench and extending through the buried layer to isolate the buried layer and the active area from other pails of the substrate. This double trench can help reduce the area needed for the electrical isolation between the active device and the other devices. Such reduction in area can enable greater integration or more cells in a multi cell super-MOS device, and so improve performance parameters such as Ron. The double trench can be manufactured using a first mask to etch both trenches at the same time, and subsequently using a second mask to etch the second deep trench deeper.
    • 半导体器件具有衬底(50),掩埋层(55),从表面接触延伸到掩埋层的有源区,在朝向掩埋层延伸的第一沟槽中的绝缘体(130),以隔离有源区, 以及在第二深沟槽中的第二绝缘体(130),并且延伸穿过所述掩埋层以将所述掩埋层和所述有源区域与所述衬底的其它桶隔离。 该双沟槽可以帮助减少有源器件与其他器件之间的电气隔离所需的面积。 这样的面积减少可以实现多单元超MOS器件中的更大的集成或更多的单元,并且因此改进诸如Ron的性能参数。 可以使用第一掩模制造双沟槽以同时蚀刻两个沟槽,并且随后使用第二掩模来更深地蚀刻第二深沟槽。