专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20150178194A1 SYSTEMS AND METHODS OF ADDRESS-AWARE GARBAGE COLLECTION 有权
标题翻译：地址识别系统和方法收集
公开(公告)号：US20150178194A1
公开(公告)日：2015-06-25
申请号：US14323553
申请日：2014-07-03
申请人： SANDISK TECHNOLOGIES INC.
发明人： AMIR SHAHARABANY , ALON MARCU , HADAS OSHINSKY
IPC分类号： G06F12/02
CPC分类号： G06F12/0253
摘要： A method includes determining a first logical block address (LBA) range of a first set of data units of a first candidate block of the memory. The method also includes determining a second LBA range of a second set of data units of a relocation block of the memory. The method also includes determining that the first LBA range matches the second LBA range. The method further includes relocating first valid data of the first candidate block to the relocation block of the memory in response to determining that the first LBA range matches the second LBA range, where the first LBA range corresponds to multiple LBAs.
摘要翻译：一种方法包括确定存储器的第一候选块的第一组数据单元的第一逻辑块地址（LBA）范围。该方法还包括确定存储器的重定位块的第二组数据单元的第二LBA范围。该方法还包括确定第一LBA范围与第二LBA范围匹配。该方法还包括响应于确定第一LBA范围与第二LBA范围匹配的第一LBA范围与第一LBA范围对应于多个LBA而将第一候选块的第一有效数据重新定位到存储器的重定位块。

2. 发明申请

US20140254266A1 DIRECT MULTI-LEVEL CELL PROGRAMMING 有权
标题翻译：直接多级细胞编程
公开(公告)号：US20140254266A1
公开(公告)日：2014-09-11
申请号：US14283030
申请日：2014-05-20
申请人： Sandisk Technologies Inc.
发明人： ALON MARCU , ERAN SHARON , IDAN ALROD , YAN LI , HADAS OSHINSKY
IPC分类号： G11C16/10
CPC分类号： G11C16/10 , G06F12/0246 , G06F2212/7203 , G11C11/5628 , G11C16/0483 , G11C16/26 , G11C2211/5641 , G11C2211/5643
摘要： A data storage device includes a controller coupled to a non-volatile memory having a three-dimensional (3D) configuration. The non-volatile memory includes a group of storage elements. Each storage element is configured to store multiple data bits. Data is sent from the controller to the non-volatile memory and first bits corresponding to a first portion of the data are stored into the group of storage elements during a first write stage. Each storage element of the group of storage elements stores at least one bit of the first bits upon completion of the first write stage. Second bits corresponding to a second portion of the data are sent to a second memory without sending the first bits to the second memory. The second bits are retrieved from the second memory and at least the second bits are stored into the group of storage elements during a second write stage.
摘要翻译：数据存储设备包括耦合到具有三维（3D）配置的非易失性存储器的控制器。非易失性存储器包括一组存储元件。每个存储元件被配置为存储多个数据位。数据从控制器发送到非易失性存储器，并且对应于数据的第一部分的第一位在第一写入阶段被存储到存储元件组中。存储元件组中的每个存储元件在第一写入阶段完成时存储第一位的至少一个位。对应于数据的第二部分的第二位被发送到第二存储器，而不将第一位发送到第二存储器。从第二存储器检索第二位，并且在第二写入阶段期间至少将第二位存储到存储元件组中。

3. 发明申请

US20160011964A1 PREDICTED DATA STORED AT A HOST MEMORY 审中-公开
标题翻译：存储在主机内存中的预测数据
公开(公告)号：US20160011964A1
公开(公告)日：2016-01-14
申请号：US14330710
申请日：2014-07-14
申请人： SANDISK TECHNOLOGIES INC.
发明人： TAL ROSTOKER , ALON MARCU , ROTEM SELA
IPC分类号： G06F12/02
摘要： A data storage device may be configured to direct access to at least a portion of a host memory of a host device. For example, the data storage device may store data at the host memory, such as data predicted to be subject to a read request from the host device. When the data storage device receives a read request from the host device to read the data, the data storage device may send an indication to the host device to enable the host device to read the data directly from the host memory.
摘要翻译：数据存储设备可以被配置为直接访问主机设备的主机存储器的至少一部分。例如，数据存储设备可以在主机存储器处存储数据，例如预测要受主机设备的读请求的数据。当数据存储设备从主机设备接收到读取数据的读取请求时，数据存储设备可以向主机设备发送指示，使得主机设备能够从主机存储器直接读取数据。

4. 发明申请

US20150178013A1 SYSTEMS AND METHODS OF COMPRESSING DATA 有权
标题翻译：压缩数据的系统和方法
公开(公告)号：US20150178013A1
公开(公告)日：2015-06-25
申请号：US14502554
申请日：2014-09-30
申请人： SANDISK TECHNOLOGIES INC.
发明人： TAL ROSTOKER , ALON MARCU
IPC分类号： G06F3/06
CPC分类号： G06F3/0644 , G06F3/0608 , G06F3/0656 , G06F3/0679
摘要： A method includes, in response to a first write command corresponding to first data and a first context which is identifiable with a first identifier and to a second write command corresponding to second data and a second context identifiable with a second identifier, determining whether the first identifier of the first context matches the second identifier of the second context. The method also includes, if the first identifier of the first context is determined to match the second identifier of the second context, forming a compression group of data including the first data and the second data, and generating compressed data corresponding to the compression group of data.
摘要翻译：一种方法包括：响应于对应于第一数据的第一写入命令和可用第一标识符识别的第一上下文以及与第二数据相对应的第二写入命令和可识别的第二标识符的第二上下文，确定第一第一上下文的标识符与第二上下文的第二标识符匹配。该方法还包括：如果确定第一上下文的第一标识符与第二上下文的第二标识符匹配，则形成包括第一数据和第二数据的压缩数据组，并且生成与压缩组对应的压缩数据数据。

5. 发明申请

US20170075824A1 SYSTEMS AND METHODS OF COMMAND AUTHORIZATION 审中-公开
标题翻译：命令授权的系统和方法
公开(公告)号：US20170075824A1
公开(公告)日：2017-03-16
申请号：US14853759
申请日：2015-09-14
申请人： SANDISK TECHNOLOGIES INC.
发明人： RONEN HAEN , SHMUEL COHEN , ALON MARCU
IPC分类号： G06F12/14 , G06F3/06
CPC分类号： G06F3/0622 , G06F3/0659 , G06F3/0661 , G06F3/0679 , G06F3/0688 , G06F13/4243 , G06F21/6218
摘要： A device includes a non-volatile memory and a controller coupled to the non-volatile memory. The device may be configured according to a mode in which execution of a particular command is unauthorized while the device is configured in the mode. While in the mode, the device may authorize execution of the command to occur during the mod.
摘要翻译：一种设备包括非易失性存储器和耦合到非易失性存储器的控制器。该设备可以根据在该模式下配置该设备时特定命令的执行为未授权的模式来配置。在该模式下，设备可以授权在mod期间执行命令。

6. 发明申请

US20160011790A1 SYSTEMS AND METHODS TO ENABLE ACCESS TO A HOST MEMORY ASSOCIATED WITH A UNIFIED MEMORY ARCHITECTURE (UMA) 审中-公开
标题翻译：能够访问与统一存储器架构（UMA）相关的主机存储器的系统和方法
公开(公告)号：US20160011790A1
公开(公告)日：2016-01-14
申请号：US14330552
申请日：2014-07-14
申请人： SANDISK TECHNOLOGIES INC.
发明人： TAL ROSTOKER , ALON MARCU , ROTEM SELA
IPC分类号： G06F3/06
CPC分类号： G06F3/0611 , G06F3/0659 , G06F3/0679 , G06F12/0862 , G06F12/0868 , G06F13/1668 , G06F13/28 , G06F2212/1024 , G06F2212/214 , G06F2212/311 , G06F2212/6024
摘要： A method includes, in a data storage device including a non-volatile memory, receiving, from a host device, a read command to read data from the non-volatile memory. The host device is coupled to the data storage device and includes a memory having a unified memory (UM) area. The method also includes, responsive to the read command, sending a UM read command to the host device. The UM read command instructs the host device to read the data from a location of the UM area.
摘要翻译：一种方法包括在包括非易失性存储器的数据存储设备中从主机设备接收读取命令以从非易失性存储器读取数据。主机设备耦合到数据存储设备并且包括具有统一存储器（UM）区域的存储器。该方法还包括响应于读取命令向主机设备发送UM读取命令。 UM读取命令指示主机设备从UM区域的位置读取数据。

7. 发明申请

US20150023099A1 DIRECT MULTI-LEVEL CELL PROGRAMMING 有权
标题翻译：直接多级细胞编程
公开(公告)号：US20150023099A1
公开(公告)日：2015-01-22
申请号：US14509602
申请日：2014-10-08
申请人： SANDISK TECHNOLOGIES INC.
发明人： ALON MARCU , ERAN SHARON , IDAN ALROD , YAN LI , HADAS OSHINSKY
IPC分类号： G11C16/10
CPC分类号： G11C16/10 , G06F12/0246 , G06F2212/7203 , G11C11/5628 , G11C16/0483 , G11C16/26 , G11C2211/5641 , G11C2211/5643
摘要： A method is performed in a data storage device that includes a controller coupled to a non-volatile memory. The non-volatile memory includes a group of storage elements. Each storage element is configured to store multiple data bits. Data is sent from the controller to the non-volatile memory and first bits corresponding to a first portion of the data are stored into the group of storage elements during a first write stage. Each storage element of the group of storage elements stores at least one bit of the first bits upon completion of the first write stage. Second bits corresponding to a second portion of the data are sent to a second memory without sending the first bits to the second memory. The second bits are retrieved from the second memory and at least the second bits are stored into the group of storage elements during a second write stage.
摘要翻译：在包括耦合到非易失性存储器的控制器的数据存储设备中执行方法。非易失性存储器包括一组存储元件。每个存储元件被配置为存储多个数据位。数据从控制器发送到非易失性存储器，并且对应于数据的第一部分的第一位在第一写入阶段被存储到存储元件组中。存储元件组中的每个存储元件在第一写入阶段完成时存储第一位的至少一个位。对应于数据的第二部分的第二位被发送到第二存储器，而不将第一位发送到第二存储器。从第二存储器检索第二位，并且在第二写入阶段期间至少将第二位存储到存储元件组中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式