专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07464275B2 Apparatus for sequentially enabling and disabling multiple powers 失效
标题翻译：用于顺序启用和禁用多个功率的装置
公开(公告)号：US07464275B2
公开(公告)日：2008-12-09
申请号：US11213059
申请日：2005-08-26
申请人： Tae Young Lim , Han Jin Cho , Soon Il Yeo , Ig Kyun Kim , Kyoung Seon Shin , Hee Bum Jung
发明人： Tae Young Lim , Han Jin Cho , Soon Il Yeo , Ig Kyun Kim , Kyoung Seon Shin , Hee Bum Jung
IPC分类号： G06F1/26
CPC分类号： G06F1/26
摘要： Provided is an apparatus for controlling multiple powers which is capable of turning on and off the multiple powers in their priorities for systems or components to be supplied with the multiple powers such as a liquid crystal display (LCD) module. In the apparatus for controlling multiple powers, an on-signal of high level is applied to an input terminal, and an output of a control signal generating unit is sequentially changed to a high level whenever a clock is applied to a clock signal input terminal by one period, so that outputs of the multiple powers are sequentially output. In addition, an off signal of low level is applied to the input terminal, and an output of the control signal generating unit is changed to a low level in a reversal order whenever a clock is applied to the clock signal input terminal by one period, so that outputs of the multiple powers are interrupted in the reversal order.
摘要翻译：本发明提供了一种用于控制多个功率的装置，其能够在要提供给诸如液晶显示器（LCD）模块的多个功率的系统或组件的优先级中打开和关闭多个功率。在用于控制多个功率的装置中，将高电平的接通信号施加到输入端，并且每当时钟被施加到时钟信号输入端时，控制信号产生单元的输出被顺序地改变为高电平一个周期，从而顺序输出多个功率的输出。此外，只要将时钟施加到时钟信号输入端子一个周期，则将低电平的关闭信号施加到输入端子，并且控制信号产生单元的输出以反转次序改变为低电平，使得多个功率的输出以反转顺序中断。

2. 发明授权

US08989269B2 Motion vector extraction method and apparatus 有权
标题翻译：运动矢量提取方法及装置
公开(公告)号：US08989269B2
公开(公告)日：2015-03-24
申请号：US13325044
申请日：2011-12-13
申请人： Ig Kyun Kim , Kyoung Seon Shin , Nak Woong Eum , Hee-Bum Jung
发明人： Ig Kyun Kim , Kyoung Seon Shin , Nak Woong Eum , Hee-Bum Jung
IPC分类号： H04N7/12 , H04N19/557 , H04N19/56 , H04N19/61 , H04N19/53 , H04N19/533
CPC分类号： H04N19/557 , H04N19/53 , H04N19/533 , H04N19/56 , H04N19/61
摘要： A motion vector extraction method includes: deciding on a search start position in an original video and performing a spiral motion search; and determining whether or not to perform a search in a sub-sampling video, during P picture search.
摘要翻译：运动矢量提取方法包括：决定原始视频中的搜索开始位置并执行螺旋运动搜索; 以及在P图像搜索期间确定是否在子采样视频中执行搜索。

3. 发明申请

US20120147962A1 MOTION VECTOR EXTRACTION METHOD AND APPARATUS 有权
标题翻译：运动矢量提取方法和装置
公开(公告)号：US20120147962A1
公开(公告)日：2012-06-14
申请号：US13325044
申请日：2011-12-13
申请人： Ig Kyun Kim , Kyoung Seon Shin , Nak Woong Eum , Hee-Bum Jung
发明人： Ig Kyun Kim , Kyoung Seon Shin , Nak Woong Eum , Hee-Bum Jung
IPC分类号： H04N7/26
CPC分类号： H04N19/557 , H04N19/53 , H04N19/533 , H04N19/56 , H04N19/61
摘要： A motion vector extraction method includes: deciding on a search start position in an original video and performing a spiral motion search; and determining whether or not to perform a search in a sub-sampling video, during P picture search.
摘要翻译：运动矢量提取方法包括：决定原始视频中的搜索开始位置并执行螺旋运动搜索; 以及在P图像搜索期间确定是否在子采样视频中执行搜索。

4. 发明授权

US08265155B2 Method of block partition for H.264 inter prediction 有权
标题翻译： H.264帧间预测的块分割方法
公开(公告)号：US08265155B2
公开(公告)日：2012-09-11
申请号：US12565949
申请日：2009-09-24
申请人： Ig Kyun Kim , Kyoung Seon Shin , Seong Mo Park , Nak Woong Eum
发明人： Ig Kyun Kim , Kyoung Seon Shin , Seong Mo Park , Nak Woong Eum
IPC分类号： H04N7/12
CPC分类号： H04N19/105 , H04N19/119 , H04N19/137 , H04N19/139 , H04N19/176 , H04N19/61
摘要： Provided is a method for partitioning a block in inter prediction including selecting one standard reference frame from at least one reference frame which is a comparison target in inter prediction, searching whether or not a higher-level macroblock of a current frame is partitioned based on the selected standard reference frame, determining a partition size of the higher-level macroblock of the current frame, searching whether or not the higher-level macroblock in which the partition size is determined is partitioned by comparing with any certain reference frame other than the standard reference frame, and stopping a block size search on the higher-level macroblock of the current frame if a partition size of the higher-level macroblock of the current frame determined by comparing with the standard reference frame and a partition size of the higher-level macroblock of the current frame determined by comparing with the certain reference frame are different from each other.
摘要翻译：提供了一种用于在帧间预测中划分块的方法，包括从作为帧间预测中的比较对象的至少一个参考帧中选择一个标准参考帧，基于所述帧间预测是否划分当前帧的更高级宏块选择标准参考帧，确定当前帧的较高级别宏块的分区大小，通过与除标准参考之外的任何特定参考帧进行比较来分割其中确定分区大小的更高级宏块是否被划分并且如果通过与标准参考帧比较确定的当前帧的较高级宏块的分区大小和较高级宏块的分区大小，则停止当前帧的较高级宏块上的块大小搜索通过与特定参考系进行比较确定的当前帧不同。

5. 发明申请

US20100156917A1 IMAGE PROCESSING APPARATUS AND METHOD FOR MANAGING FRAME MEMORY IN IMAGE PROCESSING 审中-公开
标题翻译：用于管理图像处理中的帧记忆的图像处理装置和方法
公开(公告)号：US20100156917A1
公开(公告)日：2010-06-24
申请号：US12579630
申请日：2009-10-15
申请人： Hoo Sung LEE , Kyoung Seon Shin , Ig Kyun Kim , Suk Ho Lee , Sang Heon Lee , Seong Mo Park , Nak Woong Eum
发明人： Hoo Sung LEE , Kyoung Seon Shin , Ig Kyun Kim , Suk Ho Lee , Sang Heon Lee , Seong Mo Park , Nak Woong Eum
IPC分类号： G06F12/02 , G06F12/00
CPC分类号： G09G5/39 , G09G2360/123 , G09G2360/128 , H04N19/423
摘要： A method for managing a frame memory includes: determining a frame memory structure with reference to memory configuration information and image processing information; configuring a frame memory such that a plurality of image signals are stored in each page according to the frame memory structure; and computing a signal storage address by combining image acquiring information by bits, and accessing a frame memory map to write or read an image signal by pages.
摘要翻译：一种用于管理帧存储器的方法包括：参考存储器配置信息和图像处理信息确定帧存储器结构; 配置帧存储器，使得根据帧存储器结构将多个图像信号存储在每个页面中; 以及通过将图像获取信息通过比特组合来计算信号存储地址，以及访问帧存储器映射以通过页面来写入或读取图像信号。

6. 发明申请

US20100172414A1 METHOD OF BLOCK PARTITION FOR H.264 INTER PREDICTION 有权
标题翻译： H.264帧间预测的块分割方法
公开(公告)号：US20100172414A1
公开(公告)日：2010-07-08
申请号：US12565949
申请日：2009-09-24
申请人： Ig Kyun Kim , Kyoung Seon Shin , Seong Mo Park , Nak Woong Eum
发明人： Ig Kyun Kim , Kyoung Seon Shin , Seong Mo Park , Nak Woong Eum
IPC分类号： H04N7/32
CPC分类号： H04N19/105 , H04N19/119 , H04N19/137 , H04N19/139 , H04N19/176 , H04N19/61
摘要： Provided is a method for partitioning a block in inter prediction including selecting one standard reference frame from at least one reference frame which is a comparison target in inter prediction, searching whether or not a higher-level macroblock of a current frame is partitioned based on the selected standard reference frame, determining a partition size of the higher-level macroblock of the current frame, searching whether or not the higher-level macroblock in which the partition size is determined is partitioned by comparing with any certain reference frame other than the standard reference frame, and stopping a block size search on the higher-level macroblock of the current frame if a partition size of the higher-level macroblock of the current frame determined by comparing with the standard reference frame and a partition size of the higher-level macroblock of the current frame determined by comparing with the certain reference frame are different from each other.
摘要翻译：提供了一种用于在帧间预测中划分块的方法，包括从作为帧间预测中的比较对象的至少一个参考帧中选择一个标准参考帧，基于所述帧间预测是否划分当前帧的更高级宏块选择标准参考帧，确定当前帧的较高级别宏块的分区大小，通过与除标准参考之外的任何特定参考帧进行比较来分割其中确定分区大小的更高级宏块是否被划分并且如果通过与标准参考帧比较确定的当前帧的较高级宏块的分区大小和较高级宏块的分区大小，则停止当前帧的较高级宏块上的块大小搜索通过与特定参考系进行比较确定的当前帧不同。

7. 发明授权

US08510513B2 Network load reducing method and node structure for multiprocessor system with distributed memory 失效
标题翻译：具有分布式存储器的多处理器系统的网络负载减少方法和节点结构
公开(公告)号：US08510513B2
公开(公告)日：2013-08-13
申请号：US12970909
申请日：2010-12-16
申请人： Sang Heon Lee , Moo Kyoung Chung , Kyoung Seon Shin , June Young Chang , Seong Mo Park , Nak Woong Eum
发明人： Sang Heon Lee , Moo Kyoung Chung , Kyoung Seon Shin , June Young Chang , Seong Mo Park , Nak Woong Eum
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F12/0817 , G06F12/0813 , Y02D10/13
摘要： Provided are a network load reducing method and a node structure for a multiprocessor system with a distributed memory. The network load reducing method uses a multiprocessor system including a node having a distributed memory and an auxiliary memory storing a sharer history table. The network load reducing method includes recording the history of a sharer node in the sharer history table of the auxiliary memory, requesting share data with reference to the sharer history table of the auxiliary memory, and deleting share data stored in the distributed memory and updating the sharer history table of the auxiliary memory.
摘要翻译：提供了一种用于具有分布式存储器的多处理器系统的网络负载减小方法和节点结构。网络负载减少方法使用包括具有分布式存储器的节点和存储共享者历史表的辅助存储器的多处理器系统。网络负载减小方法包括在辅助存储器的共享者历史表中记录共享者节点的历史，参考辅助存储器的共享者历史表请求共享数据，以及删除存储在分布式存储器中的共享数据，并更新共享历史表的辅助存储器。

8. 发明申请

US20090103625A1 VIDEO ENCODING APPARATUS AND METHOD USING PIPELINE TECHNIQUE WITH VARIABLE TIME SLOT 审中-公开
标题翻译：视频编码设备和使用可变时隙的管道技术的方法
公开(公告)号：US20090103625A1
公开(公告)日：2009-04-23
申请号：US12252734
申请日：2008-10-16
申请人： Suk Ho Lee , Kyoung Seon Shin , Jin Ho Han , Seong Mo Park , Nak Woong Eum
发明人： Suk Ho Lee , Kyoung Seon Shin , Jin Ho Han , Seong Mo Park , Nak Woong Eum
IPC分类号： H04N7/26
CPC分类号： H04N19/436
摘要： A video encoding apparatus and method using a pipeline technique with a variable time slot are provided. More particularly, a video encoding apparatus and method capable of shortening a video encoding time by variably adjusting lengths of time slots when an H.264 video encoding process is performed in a pipeline structure are provided. The video encoding apparatus includes a plurality of functional blocks that perform video encoding steps based on an H.264 standard for macroblocks configuring input digital video signals in a pipeline structure, and a controller that controls lengths of time slots configuring the pipeline structure based on done signals received from the plurality of functional blocks. Lengths of time slots can be adjusted according to operation times of video encoding steps using done signals generated from functional blocks, thereby preventing unnecessary power consumption and delays when using a fixed-length time slot.
摘要翻译：提供了使用具有可变时隙的流水线技术的视频编码装置和方法。更具体地说，提供了一种视频编码装置和方法，其能够在流水线结构中执行H.264视频编码处理时，通过可变地调整时隙的长度来缩短视频编码时间。视频编码装置包括：多个功能块，其基于用于在流水线结构中配置输入数字视频信号的宏块的H.264标准执行视频编码步骤;以及控制器，其基于完成来控制配置流水线结构的时隙的长度从多个功能块接收的信号。可以根据从功能块产生的完成信号的视频编码步骤的操作时间来调整时隙长度，从而在使用固定长度的时隙时防止不必要的功耗和延迟。

9. 发明申请

US20110135008A1 VIDEO PROCESSING SYSTEM 审中-公开
标题翻译：视频处理系统
公开(公告)号：US20110135008A1
公开(公告)日：2011-06-09
申请号：US12961196
申请日：2010-12-06
申请人： Jin Ho HAN , Kyoung Seon Shin
发明人： Jin Ho HAN , Kyoung Seon Shin
IPC分类号： H04N7/30
CPC分类号： H04N19/57 , H04N19/433
摘要： A video processing system includes a frame memory, an input video buffer, a macroblock buffer, a first search window buffer, a second search window buffer, a deblocked macroblock buffer, and a frame memory controller. The frame memory stores frame data. The input video buffer stores input data and transfers the input data to the frame memory. The macroblock buffer stores a plurality of macroblocks. The first search window buffer stores a search region of a reference frame for coarse motion estimation. The second search window buffer stores a search region of a reference frame for fine motion estimation. The deblocked macroblock buffer stores the performance results of a deblocking filter. The frame memory controller performs write/read operations on the input video buffer, the macroblock buffer, the first search window buffer, the second search window buffer, the deblocked macroblock buffer and the frame memory.
摘要翻译：视频处理系统包括帧存储器，输入视频缓冲器，宏块缓冲器，第一搜索窗缓冲器，第二搜索窗缓冲器，解块宏块缓冲器和帧存储器控制器。帧存储器存储帧数据。输入视频缓冲器存储输入数据并将输入数据传送到帧存储器。宏块缓冲器存储多个宏块。第一搜索窗口缓冲器存储用于粗略运动估计的参考帧的搜索区域。第二搜索窗缓冲器存储用于精细运动估计的参考帧的搜索区域。去块宏块缓冲器存储解块滤波器的性能结果。帧存储器控制器对输入视频缓冲器，宏块缓冲器，第一搜索窗缓冲器，第二搜索窗缓冲器，解块宏块缓冲器和帧存储器执行写/读操作。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式