专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09239811B2 Data processing apparatus and data processing method 有权
标题翻译：数据处理装置及数据处理方法
公开(公告)号：US09239811B2
公开(公告)日：2016-01-19
申请号：US12835641
申请日：2010-07-13
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06F13/42 , G06F15/76
CPC分类号： G06F13/4252 , G06F13/42 , G06F15/76
摘要： A data processing apparatus includes a data input unit configured to input data to a ring bus, a data output unit configured to output the data input by the input unit, a first communication processing unit configured to control input of the data by the data input unit to the ring bus and to control output of the data by the data output unit, a plurality of data processing units configured to perform data processing, a plurality of second communication processing units configured to control transmission and reception of the data between the plurality of data processing units and the ring bus, and a control unit configured to independently perform initialization on the plurality of second communication processing units or the plurality of data processing units.
摘要翻译：一种数据处理装置，包括被配置为向环形总线输入数据的数据输入单元，被配置为输出由输入单元输入的数据的数据输出单元，第一通信处理单元，被配置为通过数据输入单元来控制数据的输入并且通过数据输出单元来控制数据的输出，多个数据处理单元，被配置为执行数据处理;多个第二通信处理单元，被配置为控制多个数据之间的数据的发送和接收处理单元和环形总线，以及控制单元，被配置为独立地对多个第二通信处理单元或多个数据处理单元执行初始化。

2. 发明授权

US08520012B2 Image processing method and apparatus for synchronized input and output of data and commands 有权
标题翻译：用于数据和命令的同步输入和输出的图像处理方法和装置
公开(公告)号：US08520012B2
公开(公告)日：2013-08-27
申请号：US12173956
申请日：2008-07-16
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06T1/20 , G06F13/18
CPC分类号： H04N1/32561 , H04N1/32587
摘要： An image processing apparatus comprises a plurality of processing blocks connected in series, and each respective processing block comprises a processor. In each respective processing block, the processor employs data input into that processing block to perform an image process upon the data. Also, each processing block performs a process upon the processor in response to a command input into the processing block. Each processing block causes an output corresponding to the command that is input after the data to wait until an output of the processor that employed the data input into the processing block prior to the command to perform the process is finished, such that the output of the processor that employed the data to perform the image processing and the output that corresponds to the command is outputted from the processing block in an order whereby the data and the command are input.
摘要翻译：图像处理装置包括串联连接的多个处理块，每个处理块包括处理器。在每个相应的处理块中，处理器将数据输入到该处理块中，以对该数据执行图像处理。此外，每个处理块响应于输入到处理块的命令，在处理器上执行处理。每个处理块使得与数据之后输入的命令相对应的输出等待，直到执行处理的命令之前使用输入到处理块中的数据的处理器的输出完成为止，使用数据执行图像处理的处理器和对应于命令的输出以从输入数据和命令的顺序从处理块输出。

3. 发明申请

US20110016242A1 DATA PROCESSING APPARATUS AND DATA PROCESSING METHOD 有权
标题翻译：数据处理设备和数据处理方法
公开(公告)号：US20110016242A1
公开(公告)日：2011-01-20
申请号：US12835641
申请日：2010-07-13
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06F13/36
CPC分类号： G06F13/4252 , G06F13/42 , G06F15/76
摘要： A data processing apparatus includes a data input unit configured to input data to a ring bus, a data output unit configured to output the data input by the input unit, a first communication processing unit configured to control input of the data by the data input unit to the ring bus and to control output of the data by the data output unit, a plurality of data processing units configured to perform data processing, a plurality of second communication processing units configured to control transmission and reception of the data between the plurality of data processing units and the ring bus, and a control unit configured to independently perform initialization on the plurality of second communication processing units or the plurality of data processing units.
摘要翻译：一种数据处理装置，包括被配置为向环形总线输入数据的数据输入单元，被配置为输出由输入单元输入的数据的数据输出单元，第一通信处理单元，被配置为通过数据输入单元来控制数据的输入并且通过数据输出单元来控制数据的输出，多个数据处理单元，被配置为执行数据处理;多个第二通信处理单元，被配置为控制多个数据之间的数据的发送和接收处理单元和环形总线，以及控制单元，被配置为独立地对多个第二通信处理单元或多个数据处理单元执行初始化。

4. 发明申请

US20100241826A1 DATA PROCESSING APPARATUS, DATA PROCESSING METHOD AND PROGRAM 有权
标题翻译：数据处理设备，数据处理方法和程序
公开(公告)号：US20100241826A1
公开(公告)日：2010-09-23
申请号：US12724314
申请日：2010-03-15
申请人： Yuji Hara , Hisashi Ishikawa , Akinobu Mori , Takeo Kimura , Hirowo Inoue
发明人： Yuji Hara , Hisashi Ishikawa , Akinobu Mori , Takeo Kimura , Hirowo Inoue
IPC分类号： G06F15/76 , G06F9/06 , G06F9/30
CPC分类号： H04L12/437 , G06F15/17381 , G06T1/20
摘要： A data processing apparatus can reduce an occupancy rate of a ring bus by suppressing occurrence of a stall packet, and can change a processing sequence. In the data processing apparatus, a buffer is provided in each communication unit connecting the ring bus and the associated processing unit. Transfer of data from the communication unit to the processing unit is controlled by an enable signal. Consequently, occurrence of a stall packet is suppressed. Accordingly, frequency of occurrence of a deadlock state is reduced by decreasing the occupancy rate of the ring bus.
摘要翻译：数据处理装置可以通过抑制失速分组的发生来降低环形总线的占用率，并且可以改变处理顺序。在数据处理装置中，在连接环形总线和相关联的处理单元的每个通信单元中提供缓冲器。数据从通信单元传送到处理单元由使能信号控制。因此，停止分组的发生被抑制。因此，通过降低环形总线的占用率来减小死锁状态的发生频率。

5. 发明申请

US20100182171A1 DECODING APPARATUS AND CONTROL METHOD THEREOF 有权
标题翻译：解码设备及其控制方法
公开(公告)号：US20100182171A1
公开(公告)日：2010-07-22
申请号：US12684171
申请日：2010-01-08
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： H03M7/40
CPC分类号： H03M7/425 , H03M7/48
摘要： The invention provides a decoding apparatus which guarantees a decoding speed of a predetermined unit. To this end, the decoding apparatus includes a shifter which detects a start bit of a codeword from coded data, a table which stores decode values of a plurality of symbol data at one address, a table which is used to store a shift amount of the shifter, a table which generates a data length of the decode values of the plurality of symbol data, a decoder which is used to generate an address of the first table from the coded data, a decoder which is used to generate an address of the second and third tables from the coded data, and a packer which couples or separates the decoded values of the plurality of symbol data to data for the predetermined fixed number of bits.
摘要翻译：本发明提供一种确保预定单元的解码速度的解码装置。为此，解码装置包括从编码数据检测码字的开始位的移位器，存储一个地址的多个符号数据的解码值的表，用于存储一个地址的移位量的表移位器，产生多个符号数据的解码值的数据长度的表，用于从编码数据生成第一表的地址的解码器，用于生成第二个符号数据的地址的解码器和来自编码数据的第三表，以及封隔器，其将多个符号数据的解码值与预定固定位数的数据进行耦合或分离。

6. 发明授权

US09201839B2 Information processing apparatus, communication method and storage medium 有权
标题翻译：信息处理装置，通信方法和存储介质
公开(公告)号：US09201839B2
公开(公告)日：2015-12-01
申请号：US13572961
申请日：2012-08-13
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06F15/173
CPC分类号： H04L69/22 , G06F15/17375 , H01L2224/37599 , H01L2224/4103 , H01L2924/00014 , H04L12/40 , H01L2224/37099
摘要： There is provided an information processing apparatus including a plurality of communication units connected to one another in a ring shape by a bus, each of the plurality of communication units being connected to one of processing units, each of which executes a predetermined process, and transmitting data processed by the one of the processing units to the bus as a packet, the information processing apparatus transferring data between the processing units and processing the data in a predetermined order. Among the plurality of communication units, in at least one communication unit, a packet including a value indicative of suspension of the process is generated when the connected processing unit has suspended a process, and information showing whether or not the generation unit has generated the packet including the value indicative of suspension of the process is stored.
摘要翻译：提供了一种信息处理装置，包括通过总线以环形彼此连接的多个通信单元，所述多个通信单元中的每一个连接到处理单元中的一个，每个处理单元执行预定处理，并且发送由处理单元中的一个处理单元作为分组处理的数据，信息处理设备在处理单元之间传送数据并以预定顺序处理数据。在多个通信单元中，在至少一个通信单元中，当所连接的处理单元暂停处理时，生成包括表示暂停处理的值的分组，以及表示生成单元是否生成分组的信息包括指示暂停进程的值被存储。

7. 发明申请

US20090060390A1 IMAGE PROCESSING METHOD AND APPARATUS 有权
标题翻译：图像处理方法和装置
公开(公告)号：US20090060390A1
公开(公告)日：2009-03-05
申请号：US12189862
申请日：2008-08-12
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06K9/54
CPC分类号： G06T1/20
摘要： An image processing apparatus has a plurality of serially connected image processing blocks for sequentially processing image data input thereto. After a first command for controlling the plurality of image processing blocks and image data to be processed by the plurality of image processing blocks are output to the leading image processing block, a second command indicating end of this output is output to the leading image processing block. When the second command is output from a final image processing block, the next first command and image data are output to the leading image processing block.
摘要翻译：图像处理装置具有多个串行连接的图像处理块，用于顺序地处理输入到其上的图像数据。在用于控制多个图像处理块的第一命令和由多个图像处理块处理的图像数据被输出到前导图像处理块之后，将表示该输出的结束的第二命令输出到前导图像处理块。当从最终图像处理块输出第二命令时，将下一个第一命令和图像数据输出到前导图像处理块。

8. 发明授权

US09363101B2 Packet processing in a predetermined order and suspension of packet transmission by predetermined time intervals based on a suspension flag 有权
标题翻译：以预定顺序进行分组处理，并基于暂停标志以预定时间间隔暂停分组传输
公开(公告)号：US09363101B2
公开(公告)日：2016-06-07
申请号：US13471925
申请日：2012-05-15
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06F9/46 , H04L12/46 , H04L1/00 , H04L12/801 , H04L1/18 , H04J3/08 , H04L12/437 , H04L12/40
CPC分类号： H04L12/4637 , H04J3/085 , H04L1/0082 , H04L1/1854 , H04L12/40071 , H04L12/437 , H04L47/10
摘要： The invention relates to an information processing apparatus, which comprises a plurality of communication units connected to a bus in a ring shape. At least one of the plurality of communication units extends a transmission interval when it is determined that the processing unit, which is to execute the next process for received data, is the processing unit, which executes the process after the processing unit corresponding to the at least one of the plurality of communication units, and when it is detected that the process for the received data is suspended.
摘要翻译：本发明涉及一种信息处理装置，其包括连接到环形总线的多个通信单元。当确定要对接收到的数据执行下一个处理的处理单元是处理单元时，多个通信单元中的至少一个扩展了传输间隔，处理单元执行与处理单元对应的处理单元多个通信单元中的至少一个，以及当检测到所接收的数据的处理被暂停时。

9. 发明授权

US08208763B2 Image processing method and apparatus 有权
标题翻译：图像处理方法和装置
公开(公告)号：US08208763B2
公开(公告)日：2012-06-26
申请号：US12189862
申请日：2008-08-12
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06T1/20
CPC分类号： G06T1/20
摘要： An image processing apparatus has a plurality of serially connected image processing blocks for sequentially processing image data input thereto. After a first command for controlling the plurality of image processing blocks and image data to be processed by the plurality of image processing blocks are output to the leading image processing block, a second command indicating end of this output is output to the leading image processing block. When the second command is output from a final image processing block, the next first command and image data are output to the leading image processing block.
摘要翻译：图像处理装置具有多个串行连接的图像处理块，用于顺序地处理输入到其上的图像数据。在用于控制多个图像处理块的第一命令和由多个图像处理块处理的图像数据被输出到前导图像处理块之后，将表示该输出的结束的第二命令输出到前导图像处理块。当从最终图像处理块输出第二命令时，将下一个第一命令和图像数据输出到前导图像处理块。

10. 发明授权

US08160399B2 Image processing method and apparatus 有权
公开(公告)号：US08160399B2
公开(公告)日：2012-04-17
申请号：US12189862
申请日：2008-08-12
申请人： Yuji Hara , Hisashi Ishikawa
发明人： Yuji Hara , Hisashi Ishikawa
IPC分类号： G06T1/20
摘要： An image processing apparatus has a plurality of serially connected image processing blocks for sequentially processing image data input thereto. After a first command for controlling the plurality of image processing blocks and image data to be processed by the plurality of image processing blocks are output to the leading image processing block, a second command indicating end of this output is output to the leading image processing block. When the second command is output from a final image processing block, the next first command and image data are output to the leading image processing block.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式