专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20110087949A1 RECONFIGURABLE TURBO INTERLEAVERS FOR MULTIPLE STANDARDS 审中-公开
标题翻译：可重新启用的多种标准的TURBO INTERLEAVERS
公开(公告)号：US20110087949A1
公开(公告)日：2011-04-14
申请号：US12996783
申请日：2009-06-06
申请人： Angelo Raffaele Dilonardo , Nur Engin
发明人： Angelo Raffaele Dilonardo , Nur Engin
IPC分类号： H03M13/45 , H03M13/27 , G06F11/10
CPC分类号： H03M13/2775 , H03M13/2739 , H03M13/2753 , H03M13/2764 , H03M13/2957 , H03M13/6519 , H03M13/6525 , H03M13/6544
摘要： A data processing system, a turbo decoding system, an address generator and a method of reconfiguring a turbo decoding method is provided. The data processing system (101) comprises the turbo decoding system (100). The turbo decoding system (100) comprises electronic circuits. The electronic circuits comprises: a memory (108), the address generator (102), and a Soft Input Soft Output decoder (106). The address generator (102) is operative to produce a sequence of addresses according to an interleaving scheme. The address generator can support multiple interleaving schemes. The address generator (102) is operative to receive reconfiguration information. The address generator (102) is operative to reconfigure during operational use the interleaving scheme in dependency on the reconfiguration information.
摘要翻译：提供了一种数据处理系统，turbo解码系统，地址生成器和重新配置turbo解码方法。数据处理系统（101）包括turbo解码系统（100）。 turbo解码系统（100）包括电子电路。电子电路包括：存储器（108），地址生成器（102）和软输入软输出解码器（106）。地址发生器（102）可操作以根据交织方案产生地址序列。地址生成器可以支持多种交织方案。地址发生器（102）可操作以接收重配置信息。地址发生器（102）可操作以在操作期间根据重新配置信息重新配置交织方案。

12. 发明申请

US20060107028A1 Loop control circuit for a data processor 审中-公开
标题翻译：数据处理器的回路控制电路
公开(公告)号：US20060107028A1
公开(公告)日：2006-05-18
申请号：US10536240
申请日：2003-10-31
申请人： Patrick Meuwissen , Nur Engin , Cornelis Van Berkel , Marco Bekooij
发明人： Patrick Meuwissen , Nur Engin , Cornelis Van Berkel , Marco Bekooij
IPC分类号： G06F9/44
CPC分类号： G06F9/30181 , G06F9/325
摘要： A data processor (200) includes an operation execution unit (225) for executing instructions from an instruction memory (210) indicated by a program counter (220). A loop control circuit (230) stores respective associated loop information for a plurality of instruction loops in a register bank (232). The loop information includes at least an indication of an end of the loop and a loop count for indicating a number of times the loop should be executed. The loop control circuit (230) detects that one of the loops needs to be executed and in response to said detection, loads the loop information for the corresponding loop, and controls the program counter to execute the corresponding loop according to the loaded loop information. The loop information is initialized in response to a loop initialization instruction (240), where the initialization instruction is issued prior to and independent of a start of the loop initialized by the loop information.
摘要翻译：数据处理器（200）包括用于从由程序计数器（220）指示的指令存储器（210）执行指令的操作执行单元（225）。环路控制电路（230）将用于多个指令循环的各个相关联的环路信息存储在寄存器组（232）中。循环信息至少包括循环结束的指示和循环计数，用于指示应该执行循环的次数。环路控制电路（230）检测到需要执行一个环路，并响应于所述检测，加载相应环路的环路信息，并根据加载的环路信息控制程序计数器执行相应的环路。响应于循环初始化指令（240）初始化循环信息，其中初始化指令是在由循环信息初始化的循环的开始之前发出的。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式