专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US09172407B2 Carried recovery in re-modulation communication systems 有权
标题翻译：在重新调制通信系统中进行恢复
公开(公告)号：US09172407B2
公开(公告)日：2015-10-27
申请号：US13779389
申请日：2013-02-27
申请人： Provigent Ltd.
发明人： Igal Yehuda Kushnir , Jonathan Friedmann , Ronen Shaked , Tzahi Oren
IPC分类号： H04B1/04 , H04L27/00 , H03D3/00
CPC分类号： H04B1/04 , H03D3/004 , H04L27/0014 , H04L2027/002
摘要： A communication apparatus includes transmission circuitry and a frequency conversion unit. The transmission circuitry is configured to down-convert an input Intermediate Frequency (IF) signal using a transmit (TX) Local Oscillator (LO) signal so as to produce a TX baseband signal, to up-convert the TX baseband signal to produce an output Radio Frequency (RF) signal, and to send the output RF signal to an antenna. The frequency correction unit is configured to estimate a frequency of the TX baseband signal or of the input IF signal, and to adjust the TX LO signal based on the estimated frequency so as to cause the transmission circuitry to down-convert the input IF signal to a predefined target frequency.
摘要翻译：通信装置包括传输电路和频率转换单元。发送电路被配置为使用发送（TX）本地振荡器（LO）信号对输入中频（IF）信号进行下变频，以产生TX基带信号，以升频转换TX基带信号以产生输出射频（RF）信号，并将输出RF信号发送到天线。频率校正单元被配置为估计TX基带信号或输入IF信号的频率，并且基于估计的频率来调整TX LO信号，以便使得发送电路将输入IF信号下变频预定义的目标频率。

42. 发明授权

US09130805B2 Phase detector 有权
标题翻译：相位检测器
公开(公告)号：US09130805B2
公开(公告)日：2015-09-08
申请号：US13882804
申请日：2011-11-01
申请人： Yair Linn
发明人： Yair Linn
IPC分类号： H03D3/00 , H04L27/20 , H04L27/38 , H03J7/06 , H03D13/00 , H04B17/00 , H04B17/391
CPC分类号： H04L27/20 , H03D13/00 , H03J7/065 , H04B17/336 , H04B17/391 , H04L27/3818
摘要： Described are a method for generating a metric that is a function of a phase difference between a modulated carrier and a local carrier, and a phase detector for performing such a method. A baseband symbol is obtained from the modulated carrier, and the phase of the symbol is determined. Assuming that the modulation used to modulate the modulated carrier has a constellation diagram with M-fold rotational symmetry, the metric can be generated from the phase by evaluating a base function that includes a triangle wave having positively and negatively sloped linear segments whose slopes have identical absolute values and that is periodic with a period of 2π/M radians. Alternatively or additionally, if the ideal symbol phases are uniformly distributed, the metric can be generated by evaluating a version of the base function in which the ideal symbol phases correspond to identically valued metrics located on the triangle wave.
摘要翻译：描述了用于产生作为调制载波和本地载波之间的相位差的函数的度量的方法，以及用于执行这种方法的相位检测器。从调制载波获得基带符号，并确定符号的相位。假设用于调制调制载波的调制具有具有M倍旋转对称性的星座图，则可以通过评估包括具有正斜率和负斜率线性段的三角波的基函数从相位产生度量，其斜率具有相同的绝对值，周期为2＆pgr / M弧度。或者或另外，如果理想符号相位被均匀分布，则可以通过评估其中理想符号相位对应于位于三角波上的相同值的度量的基本函数的版本来生成度量。

43. 发明授权

US09008231B2 Signal duty cycle reduction 有权
标题翻译：信号占空比减少
公开(公告)号：US09008231B2
公开(公告)日：2015-04-14
申请号：US13907796
申请日：2013-05-31
申请人： Intel IP Corporation
发明人： Tomoyuki Arai , Patrick Rakers
IPC分类号： H03D3/00 , H04L27/14
CPC分类号： H04L27/3405 , H03K5/1565
摘要： A method may include receiving a positive in-phase (“I”)-channel signal (“I+ signal”), a negative I-channel signal (“I− signal”), a positive quadrature-phase (“Q”)-channel signal (“Q+ signal”), and a negative Q-channel signal (“Q− signal”). The method may further include outputting a truncated I+ signal, a truncated I− signal, a truncated Q+ signal, and a truncated Q− signal. The method may further include generating the truncated I+ signal based on the I+ and Q+ signals and a complement of the truncated Q− signal, generating the truncated I− signal based on the I− and Q− signals and a complement of the truncated Q+ signal, generating the truncated Q+ signal based on the I− and Q+ signals and a complement of the truncated I+ signal, and generating the truncated Q− signal based on the I+ and Q− signals and a complement of the truncated I− signal.
摘要翻译：一种方法可以包括：接收正同相（“I”）信道信号（“I +信号”），负I信道信号（“I-信号”），正正交相位（“Q”） - 通道信号（“Q +信号”）和负Q通道信号（“Q-信号”）。该方法还可以包括输出截断的I +信号，截断的I信号，截短的Q +信号和截短的Q信号。该方法还可以包括基于I +和Q +信号产生截断的I +信号，以及截断的Q信号的补码，基于I和Q信号产生截断的I信号以及截短的Q +信号的补码基于I和Q +信号和截断的I +信号的补码产生截断的Q +信号，并且基于I +和Q-信号以及截断的I信号的互补产生截断的Q信号。

44. 发明授权

US09001932B2 Method and apparatus for extracting the quadrature component of a complex signal from the in-phase component after baseband digitizing using a complex transform 有权
标题翻译：使用复变换从基带数字化后的同相分量中提取复信号的正交分量的方法和装置
公开(公告)号：US09001932B2
公开(公告)日：2015-04-07
申请号：US13730924
申请日：2012-12-29
申请人： Motorola Solutions, Inc.
发明人： Charles R. Ruelke , Yadunandana M. Rao
IPC分类号： H03D3/00 , H03K9/06 , H04L27/22 , H04L27/38 , H04N5/46 , H04N21/426
CPC分类号： H04L27/22 , H04L27/3818 , H04N5/46 , H04N21/42638
摘要： A method and apparatus for a receiver system in a receiver that includes at least two front end branches, each branch having its own intermediate frequency (IF) mixer to shift a received signal to an IF. When receiving multiple independent signals, the signals are digitized and the receiver performs a digital complex transform on each signal to obtain the corresponding quadrature component. When receiving a single signal the signal is routed to two mixers that are 90 degrees out of phase to obtain the quadrature signal components in the analog section of the receiver.
摘要翻译：一种用于接收机中的接收机系统的方法和装置，其包括至少两个前端分支，每个分支具有其自己的中频（IF）混频器，以将接收到的信号移位到IF。当接收到多个独立信号时，信号被数字化，并且接收机对每个信号执行数字复合变换以获得相应的正交分量。当接收到单个信号时，信号被路由到相位差为90度的两个混频器，以获得接收机的模拟部分中的正交信号分量。

45. 发明授权

US08934576B2 Demodulation method 有权
标题翻译：解调方法
公开(公告)号：US08934576B2
公开(公告)日：2015-01-13
申请号：US13014064
申请日：2011-01-26
申请人： Kai Gossner
发明人： Kai Gossner
IPC分类号： H03K9/00 , H04L27/22 , H03D3/00
CPC分类号： H04L27/223 , H03D3/006 , H03D2200/0062
摘要： A demodulation method for a pseudo-heterodyne signal, wherein the pseudo-heterodyne signal has a phase-modulated carrier signal and the pseudo-heterodyne signal is digitally sampled. A demodulation method at least partially avoids the disadvantages known from the prior art is implemented according to the invention in that the digitally sampled pseudo-heterodyne signal is subjected to a discrete Fourier transformation and at least one output Fourier coefficient featuring an amplitude and a phase is determined, an atan2 function (11) is applied on exactly one output Fourier coefficient of the discrete Fourier transformation and the atan2 function (11) provides the phase of the one output Fourier coefficient as a result.
摘要翻译：一种用于伪外差信号的解调方法，其中伪外差信号具有相位调制载波信号，并且伪外差信号被数字采样。根据本发明，解调方法至少部分地避免了根据本发明已知的缺点，其中数字采样伪外差信号经受离散傅里叶变换，并且具有幅度和相位特性的至少一个输出傅里叶系数为确定，在离散傅里叶变换的一个输出傅立叶系数上应用atan2函数（11），并且atan2函数（11）作为结果提供一个输出傅里叶系数的相位。

46. 发明申请

US20150002090A1 POWER SUPPLY DEVICE, POWER RECEIVING DEVICE, CHARGING SYSTEM, AND OBSTACLE DETECTION METHOD 有权
标题翻译：电源装置，电力接收装置，充电系统和OBSTACLE检测方法
公开(公告)号：US20150002090A1
公开(公告)日：2015-01-01
申请号：US14378240
申请日：2013-02-08
申请人： Panasonic Corporation
发明人： Satoshi Nakaya , Tsuyoshi Nishio
IPC分类号： H04B5/00 , H03D3/00 , H02J7/02 , H03C3/00 , H01F38/14 , H03D1/00 , H03C1/00
CPC分类号： H04B5/0037 , H01F38/14 , H02J5/005 , H02J7/025 , H02J50/10 , H02J50/60 , H03C1/00 , H03C3/00 , H03D1/00 , H03D3/00
摘要： Provided are a power supply device, a power receiving device, a charging system, and an obstacle detection method that obtain a sufficient obstacle detection sensitivity even when an obstacle is small. A modulation unit (202) performs amplitude modulation or phase modulation on a test data sequence output from a test data sequence storage unit (201). A power control unit (203) generates, according to an instruction from a determination unit (204), a power control signal for increasing the power level of the test data sequence every time when the test data sequence is transmitted. The determination unit (204) determines whether there is an obstacle between the power receiving device and the power supply device based on whether the test data sequence output from the test data sequence storage unit (201) coincides with the test data sequence output from a power-transmitting-side receiving circuit (124).
摘要翻译：提供即使当障碍物小时也能够获得足够的障碍物检测灵敏度的电源装置，受电装置，充电系统和障碍物检测方法。调制单元（202）对从测试数据序列存储单元（201）输出的测试数据序列进行幅度调制或相位调制。功率控制单元（203）根据来自确定单元（204）的指令产生用于在每次发送测试数据序列时增加测试数据序列的功率电平的功率控制信号。确定单元（204）基于从测试数据序列存储单元（201）输出的测试数据序列是否与从电源输出的测试数据序列一致，确定在电力接收设备和电源设备之间是否存在障碍物 - 发射侧接收电路（124）。

47. 发明授权

US08909187B2 Harmonic reject receiver architecture and mixer 有权
标题翻译：谐波抑制接收机架构和混频器
公开(公告)号：US08909187B2
公开(公告)日：2014-12-09
申请号：US13735388
申请日：2013-01-07
申请人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
发明人： Kishore Seendripu , Raymond Montemayor , Sheng Ye , Glenn Chang , Curtis Ling
IPC分类号： H04B1/10 , H04B15/06 , H03D3/00 , H03D7/16
CPC分类号： H04B1/26 , H03D3/007 , H03D3/008 , H03D3/009 , H03D7/14 , H03D7/1441 , H03D7/1458 , H03D7/1475 , H03D7/165 , H03D7/166 , H03D2200/0086 , H03H11/22 , H04B1/10 , H04B1/109 , H04B1/12 , H04B1/30 , H04B15/00 , H04J1/18 , H04L27/34
摘要： Receiver architectures and methods of processing harmonic rich input signals employing harmonic suppression mixers are disclosed herein. The disclosed receivers, mixers, and methods enable a receiver to achieve the advantages of switching mixers while greatly reducing the mixer response to the undesired harmonics. A harmonic mixer can include a plurality of mixers coupled to an input signal. A plurality of phases of a local oscillator signal can be generated from a single local oscillator output. Each of the phases can be used to drive an input of one of the mixers. The mixer outputs can be combined to generate a frequency converted output that has harmonic rejection.
摘要翻译：本文公开了采用谐波抑制混频器处理谐波丰富输入信号的接收机架构和方法。所公开的接收机，混频器和方法使得接收机能够实现切换混频器的优点，同时大大降低了混频器对不需要的谐波的响应。谐波混频器可以包括耦合到输入信号的多个混频器。可以从单个本地振荡器输出产生本地振荡器信号的多个相位。每个相都可用于驱动混合器之一的输入。混频器输出可以组合以产生具有谐波抑制的频率转换输出。

48. 发明授权

US08901996B2 Configurable system for cancellation of the mean value of a modulated signal 有权
标题翻译：用于消除调制信号平均值的可配置系统
公开(公告)号：US08901996B2
公开(公告)日：2014-12-02
申请号：US12956324
申请日：2010-11-30
申请人： Andrea Fant , Luca Sant , Patrick Vernei Torta , Lukas Doerrer
发明人： Andrea Fant , Luca Sant , Patrick Vernei Torta , Lukas Doerrer
IPC分类号： H03D1/06 , H04L25/06 , H03D3/00
CPC分类号： H03D1/06 , H03D3/003 , H03D2200/0047 , H03D2200/005 , H03D2200/0052
摘要： Some embodiments of the invention relate to a DC offset correction circuit comprising a feedback loop having a DAC controlled by a reconfigurable ADC, which determines (e.g., tracks) the mean value of a modulated input signal. The circuit operates according to two phase process. In a first “pre-modulation” tracking phase, an input signal is tracked by the ADC, which is configured to output the input signal's mean value as a digital code equivalent to the input mean value. The output of the ADC is provided to a DAC, which provides an analog representation of the mean value to an adder that subtracts the mean value from the modulated input signal to generate a bipolar adjusted input signal. In a second “modulation” phase, the estimated mean value is held constant, so that the bipolar adjusted input signal may be provided to an activated modulation circuit for improved system performance.
摘要翻译：本发明的一些实施例涉及一种DC偏移校正电路，其包括具有由可重构ADC控制的DAC的反馈回路，该可重构ADC确定（例如，跟踪）调制输入信号的平均值。电路根据两相工艺进行工作。在第一个“预调制”跟踪阶段，ADC跟踪输入信号，ADC被配置为将输入信号的平均值输出为与输入平均值相当的数字码。 ADC的输出被提供给DAC，DAC向加法器提供平均值的模拟表示，该加法器从调制输入信号中减去平均值以产生双极调整的输入信号。在第二“调制”阶段，估计的平均值保持不变，从而可以将双极调节的输入信号提供给激活的调制电路，以改善系统性能。

49. 发明申请

US20140347122A1 PERIODICALLY RESETTING INTEGRATION ANGLE DEMODULATION DEVICE AND METHOD USING THE SAME 有权
标题翻译：定期整定角度解调装置及使用其的方法
公开(公告)号：US20140347122A1
公开(公告)日：2014-11-27
申请号：US14077458
申请日：2013-11-12
申请人： NATIONAL CHIAO TUNG UNIVERSITY
发明人： HAO-CHIAO HONG , YUN-TSE CHEN , SHAO-FENG HUNG
IPC分类号： H03D3/00
CPC分类号： H03D3/00 , G01J9/02 , G01J9/04 , H03D3/04 , H03D7/161 , H03D2200/0021 , H03D2200/0049
摘要： A periodically resetting integration angle demodulation device and a method using the same is disclosed, which uses a waveform multiplier and a periodically resetting integrator to modulate a continuous-time angle modulation signal into a discrete-time signal. The waveform multiplier multiplies the continuous-time angle modulation signal by a square wave signal whose frequency is integer times a carrier frequency, and then transmits the continuous-time angle modulation signal to a periodically resetting integrated circuit. The periodically resetting integrated circuit performs integration during a carrier period to generate a discrete-time angle modulation output signal. The present invention can greatly reduce the difficulty for designing an optical sensing system in the front end without limiting a modulation depth. Besides, the present invention achieves a small volume, high speed, high sensitivity, high reliability, high performance and high condition-adapting properties.
摘要翻译：公开了周期性复位积分角解调装置及其使用方法，其使用波形乘法器和周期性复位积分器将连续时间角调制信号调制成离散时间信号。波形乘法器将连续时间角调制信号乘以频率为载波频率的整数倍的方波信号，然后将连续时间角调制信号发送到周期性复位集成电路。周期复位集成电路在载波周期期间执行积分以产生离散时间角调制输出信号。本发明可以大大降低在前端设计光学感测系统的难度，而不会限制调制深度。此外，本发明实现了小体积，高速度，高灵敏度，高可靠性，高性能和高条件适应性能。

50. 发明授权

US08879669B2 Monitoring QAM impairments in digital communications 有权
标题翻译：监测数字通信中的QAM损伤
公开(公告)号：US08879669B2
公开(公告)日：2014-11-04
申请号：US13566378
申请日：2012-08-03
申请人： Gregory W. Massey
发明人： Gregory W. Massey
IPC分类号： H03D3/00 , H04B17/00 , H04L27/38 , H04L25/03
CPC分类号： H04L27/38 , H04B17/21 , H04B17/336 , H04L2025/0342
摘要： A diagnostic data acquisition system for analyzing impairments in a QAM digital communication system is triggered by diagnostic data generated by a QAM demodulator when demodulating a QAM signal. Upon triggering, the data acquisition system can capture the diagnostic data used for triggering, and/or some other diagnostic data. The captured data may be stored for subsequent analysis to determine a probable cause of the impairment.
摘要翻译：用于分析QAM数字通信系统中的损伤的诊断数据采集系统由解调QAM信号时由QAM解调器产生的诊断数据触发。触发后，数据采集系统可捕获用于触发的诊断数据和/或其他一些诊断数据。捕获的数据可以被存储用于随后的分析以确定可能的损伤原因。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式