会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Electronic impedance circuit including a compensation arrangement for
d.c. offset
    • 电子阻抗电路包括直流补偿装置。 抵消
    • US4520282A
    • 1985-05-28
    • US411997
    • 1982-08-27
    • Kazuo WatanabeYuichi OhkuboAkira HaenoFumihiko Yokogawa
    • Kazuo WatanabeYuichi OhkuboAkira HaenoFumihiko Yokogawa
    • H03G3/10H03F3/45H03H11/02H03H11/46H03K3/023H03H11/00
    • H03F3/45479H03H11/46
    • An electronic impedance circuit is constructed of a voltage-current converter and a variable gain current amplifier. The voltage-current converter includes first and second transistors of the PNP-type differentially connected. The variable gain current amplifier includes third and fourth transistors of the NPN-type differentially connected, and fifth and sixth transistors of the PNP-type as load means. The bases of the third and fourth transistors are respectively driven by collector signals of the first and second transistors, and a collector signal of the third transistor is fed back to the base of the second transistor. In order to reduce a d.c. offset attributed to a current flowing between the base of the second transistor and the collector of the third transistor, a compensation circuit is connected to the variable gain amplifier. This compensation circuit can provide compensation by producing a compensation current for cancelling the current between the base of the second transistor and the collector of the third transistor.
    • 电子阻抗电路由电压 - 电流转换器和可变增益电流放大器构成。 电压 - 电流转换器包括PNP型差分连接的第一和第二晶体管。 可变增益电流放大器包括NPN型差分连接的第三和第四晶体管,以及PNP型作为负载装置的第五和第六晶体管。 第三和第四晶体管的基极分别由第一和第二晶体管的集电极信号驱动,第三晶体管的集电极信号被反馈到第二晶体管的基极。 为了减少直流 归因于在第二晶体管的基极和第三晶体管的集电极之间流动的电流的补偿,补偿电路连接到可变增益放大器。 该补偿电路可以通过产生用于消除第二晶体管的基极和第三晶体管的集电极之间的电流的补偿电流来提供补偿。
    • 10. 发明授权
    • Noise reduction system
    • 降噪系统
    • US4476502A
    • 1984-10-09
    • US411996
    • 1982-08-27
    • Kazuo WatanabeYasuo KominamiYoshiyuki TakizawaAkira Haeno
    • Kazuo WatanabeYasuo KominamiYoshiyuki TakizawaAkira Haeno
    • H04B1/62G11B20/04H03G9/02H04B1/64G11B5/45G11B5/02
    • H03G9/025
    • A noise reduction system is provided which can operate as either a Dolby B-type or C-type system. In either case, an input signal is applied to the variable impedance of a high-level side chain through an identical shared filter circuit network. The high-level side chain has two voltage-current converters for controlling the variable impedance. By substantially inhibiting the operation of one of the two converters, the system operates as a C-type Dolby system. On the other hand, when the system operates as a B-type Dolby system, a bias current is applied to each of the two converters during periods of no input signal. This bias current is about half of a minute bias control current which is applied during no signal periods to the single converter used when the system operates as the C-type Dolby system.
    • 提供了可以作为杜比B型或C型系统工作的降噪系统。 在任一情况下,通过相同的共享滤波器电路网络将输入信号施加到高级侧链的可变阻抗。 高级侧链具有两个用于控制可变阻抗的电压 - 电流转换器。 通过基本上禁止两个转换器之一的操作,该系统作为C型杜比系统工作。 另一方面,当系统作为B型杜比系统工作时,在没有输入信号的周期期间,将两个转换器中的每一个施加偏置电流。 该偏置电流是当系统作为C型杜比系统工作时,在无信号周期期间施加到单个转换器的一分钟偏置控制电流的大约一半。