专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08521472B2 Method to compute wait time 有权
标题翻译：计算等待时间的方法
公开(公告)号：US08521472B2
公开(公告)日：2013-08-27
申请号：US12562659
申请日：2009-09-18
申请人： Evelyn Duesterwald , Peter K. Malkin , Peter F. Sweeney , Qiming Teng , Haichuan Wang , Xiao Zhong
发明人： Evelyn Duesterwald , Peter K. Malkin , Peter F. Sweeney , Qiming Teng , Haichuan Wang , Xiao Zhong
IPC分类号： G04F10/00 , G06F11/30
CPC分类号： G06F11/3466 , G06F11/3423 , G06F2201/86
摘要： A requesting critical wait time of a given resource may be determined. The requesting critical wait time is the time spent by the one or more resources waiting for the given resource, wherein at least one of the resources waiting for the given resource can proceed if access to the given resource is granted. A requested by critical wait time for a resource is determined, the requested by critical wait time being time spent by the resource for waiting solely for the given resource, wherein if the resource were granted access to the given resource, the resource can proceed without further waiting.
摘要翻译：可以确定给定资源的请求临时等待时间。请求的关键等待时间是等待给定资源的一个或多个资源花费的时间，其中等待给定资源的资源中的至少一个可以在授予对给定资源的访问的情况下继续进行。确定资源的关键等待时间的请求，由关键等待时间所请求的资源用于等待给定资源的时间，其中如果资源被授予对给定资源的访问，则资源可以进一步进行等候。

2. 发明授权

US07376808B2 Method and system for predicting the performance benefits of mapping subsets of application data to multiple page sizes 有权
标题翻译：用于预测将应用程序数据子集映射到多个页面大小的性能优势的方法和系统
公开(公告)号：US07376808B2
公开(公告)日：2008-05-20
申请号：US11343565
申请日：2006-01-31
申请人： Gheorghe Calin Cascaval , Evelyn Duesterwald , Peter F. Sweeney , Robert W. Wisniewski
发明人： Gheorghe Calin Cascaval , Evelyn Duesterwald , Peter F. Sweeney , Robert W. Wisniewski
IPC分类号： G06F9/34 , G06F12/00
CPC分类号： G06F12/10 , G06F2212/652
摘要： A method for modeling the performance of memory address translation mechanism (MATM), comprises: a) receiving an execution profile that contains a memory address reference stream of an application, a set of page size mappings, and events about the application's data allocations and de-allocations; b) translating each memory reference in the input memory reference stream into a reference to the corresponding data object, by consulting the memory allocation and de-allocation events, to provide a data object reference stream; c) translating each data object reference into a corresponding page reference by consulting the page size mapping and by modeling the data allocation and de-allocation events in accordance with the mapping to provide a page reference stream and a number of pages of each page size that are needed by the respective mapping; d) using the page reference stream to provide a stream of reuse distance values; e) determining, for each reference in the reuse distance value stream, whether the reference results in a hit or a miss reference to the MATM to provide the number of hits and the number of misses for each MATM; f) providing the hit and miss values to a cost model to estimate the number of miss cycles; g) ranking the mappings by their miss cycle values such that the mapping with the lowest number of miss cycles has the highest rank.
摘要翻译：一种用于对存储器地址转换机制（MATM）的性能进行建模的方法包括：a）接收包含应用的存储器地址参考流，一组页面大小映射和关于应用的数据分配和de的事件的执行简档分配; b）通过咨询存储器分配和解除分配事件来将输入存储器参考流中的每个存储器引用转换成对相应数据对象的引用，以提供数据对象引用流; c）通过参考所述页面大小映射并且根据所述映射对所述数据分配和解除分配事件进行建模来将每个数据对象引用转换成对应的页面引用，以提供页面引用流和每页页面大小的页数需要通过各自的映射; d）使用页面参考流来提供重用距离值流; e）针对重用距离值流中的每个参考，确定参考是否导致对MATM的命中或错过引用以提供每个MATM的命中次数和未命中次数; f）向成本模型提供命中和未命中值以估计错过周期数; g）通过它们的错误循环值对映射进行排序，使得具有最低错误周期数的映射具有最高等级。

3. 发明申请

US20050086029A1 Mechanism for on-line prediction of future performance measurements in a computer system 失效
标题翻译：在线预测计算机系统中未来性能测量的机制
公开(公告)号：US20050086029A1
公开(公告)日：2005-04-21
申请号：US10688293
申请日：2003-10-17
申请人： Gheorghe Cascaval , Evelyn Duesterwald , Sandhya Dwarkadas
发明人： Gheorghe Cascaval , Evelyn Duesterwald , Sandhya Dwarkadas
IPC分类号： G06F11/00 , G06F15/00 , H03F1/26 , H04B15/00
CPC分类号： G06F11/008 , G06F1/206 , G06F1/3203 , G06F1/329 , G06F9/4881 , G06F11/3419 , G06F11/3447 , G06F11/3452 , G06F2201/88 , G06F2209/5019 , Y02D10/24
摘要： Disclosed are a method and system for predicting future values of a target metric associated with a task executed on a computer system. The method comprises the steps of, over a given period of time, measuring at least one defined metric, transforming that measurement into a value for a predictor source metric, and using the value for the predictor source metric to obtain a predicted future value for said target metric. The preferred embodiment of this invention provides a flexible performance multi-predictor to solve the problem of providing accurate future behavior predictions for adaptive reconfiguration systems. The multi-predictor makes predictions about future workload characteristic by periodically reading available hardware counters. Also disclosed is a method and system for periodically reconfiguring an adaptive computer system by rescheduling tasks based on future behavior predictions.
摘要翻译：公开了一种用于预测与在计算机系统上执行的任务相关联的目标度量的未来值的方法和系统。该方法包括以下步骤：在给定的时间段内，测量至少一个定义的度量，将该测量值变换为预测器源度量的值，以及使用预测值源度量的值来获得所述预测器源度量的预测未来值目标度量。本发明的优选实施例提供了一种灵活的性能多预测器来解决为自适应重配置系统提供准确的未来行为预测的问题。多预测器通过定期读取可用的硬件计数器来预测未来的工作负载特征。还公开了一种通过基于未来行为预测重新安排任务来周期性重新配置自适应计算机系统的方法和系统。

4. 发明授权

US06813705B2 Memory disambiguation scheme for partially redundant load removal 有权
标题翻译：用于部分冗余负载移除的内存消歧方案
公开(公告)号：US06813705B2
公开(公告)日：2004-11-02
申请号：US09755774
申请日：2001-01-05
申请人： Evelyn Duesterwald , Vasanth Bala , Sanjeev Banerjia
发明人： Evelyn Duesterwald , Vasanth Bala , Sanjeev Banerjia
IPC分类号： G06F1200
CPC分类号： G06F9/30043 , G06F9/3017 , G06F9/3808 , G06F9/3824 , G06F9/45504 , G06F11/3471 , G06F11/3476 , G06F2201/88 , G06F2201/885
摘要： An optimization scheme used at run-time or compile-time is capable of identifying partially redundant loads and determining whether the load is truly redundant. The truly redundant load may be replaced with a register copy instruction to reduce the memory traffic and save CPU cycle time.
摘要翻译：在运行时或编译时使用的优化方案能够识别部分冗余负载并确定负载是否真的是冗余的。真正的冗余负载可以用寄存器复制指令代替，以减少内存流量并节省CPU周期时间。

5. 发明授权

US08527624B2 Mechanism for adaptive profiling for performance analysis 失效
标题翻译：性能分析适应性分析的机制
公开(公告)号：US08527624B2
公开(公告)日：2013-09-03
申请号：US12130718
申请日：2008-05-30
申请人： Ying Chen , Evelyn Duesterwald , Ying Li , Qi Ming Teng
发明人： Ying Chen , Evelyn Duesterwald , Ying Li , Qi Ming Teng
IPC分类号： G06F15/173 , G06F11/00 , G06F9/44 , G01R11/00 , G01R31/28
CPC分类号： G06F11/3612 , G06F11/3452 , G06F11/3466 , G06F2201/86 , G06F2201/865 , G06F2201/88
摘要： Adaptive profiling for performance analysis of a computer system controls one or more agents to monitor a plurality of events occurring in a target computer system based on an adaptive logic. Collected data may be filtered and analyzed to determine one or more contributor events that attribute to performance of the target computer system. One or more patterns are observed or detected in said collected data, behavior of said one or more agents are adjusted based on said detected one or more patterns. The adaptive logic may be further reconfigured based on said detected one or more patterns.
摘要翻译：用于计算机系统的性能分析的自适应分析控制一个或多个代理以基于自适应逻辑监视在目标计算机系统中发生的多个事件。收集的数据可以被过滤和分析以确定属于目标计算机系统的性能的一个或多个贡献者事件。在所述收集的数据中观察或检测到一个或多个图案，基于所检测到的一个或多个图案来调整所述一个或多个代理的行为。可以基于所检测到的一个或多个模式来进一步重新配置自适应逻辑。

6. 发明申请

US20110209119A1 INTERACTIVE ITERATIVE PROGRAM PARALLELIZATION BASED ON DYNAMIC FEEDBACK 失效
标题翻译：基于动态反馈的交互式迭代方案并行化
公开(公告)号：US20110209119A1
公开(公告)日：2011-08-25
申请号：US12709712
申请日：2010-02-22
申请人： Evelyn Duesterwald , Robert M. Fuhrer , Vijay Saraswat
发明人： Evelyn Duesterwald , Robert M. Fuhrer , Vijay Saraswat
IPC分类号： G06F9/44
CPC分类号： G06F8/72
摘要： Interactive iterative program parallelization based on dynamic feedback program parallelization, in one aspect, may identify a ranked list of one or more candidate pieces of code each with one or more source refactorings that can be applied to parallelize the code, apply at least one of the one or more refactorings to create a revised code, and determine performance data associated with the revised code. The performance data may be used to make decisions on identifying next possible ranked list of refactorings.
摘要翻译：在一个方面，基于动态反馈程序并行化的交互式迭代程序并行化可以识别一个或多个候选代码片段的排序列表，每个代码片段具有可以应用于并行化代码的一个或多个源重构，应用至少一个一个或多个重构以创建经修改的代码，并且确定与修改的代码相关联的性能数据。性能数据可以用于对识别下一个可能排列的重构列表做出决定。

7. 发明申请

US20110071793A1 METHOD TO COMPUTE WAIT TIME 有权
标题翻译：计算等待时间的方法
公开(公告)号：US20110071793A1
公开(公告)日：2011-03-24
申请号：US12562659
申请日：2009-09-18
申请人： Evelyn Duesterwald , Peter K. Malkin , Peter F. Sweeney , Qiming Teng , Haichuan Wang , Xiao Zhong
发明人： Evelyn Duesterwald , Peter K. Malkin , Peter F. Sweeney , Qiming Teng , Haichuan Wang , Xiao Zhong
IPC分类号： G06F15/00
CPC分类号： G06F11/3466 , G06F11/3423 , G06F2201/86
摘要： A requesting critical wait time of a given resource may be determined The requesting critical wait time is the time spent by the one or more resources waiting for the given resource, wherein at least one of the resources waiting for the given resource can proceed if access to the given resource is granted. A requested by critical wait time for a resource is determined, the requested by critical wait time being time spent by the resource for waiting solely for the given resource, wherein if the resource were granted access to the given resource, the resource can proceed without further waiting.
摘要翻译：可以确定给定资源的请求关键等待时间。请求临时等待时间是等待给定资源的一个或多个资源花费的时间，其中等待给定资源的资源中的至少一个可以进行，如果访问给定的资源被授予。确定资源的关键等待时间的请求，由关键等待时间所请求的资源用于等待给定资源的时间，其中如果资源被授予对给定资源的访问，则资源可以进一步进行等候。

8. 发明申请

US20060217940A1 Mechanism for on-line prediction of future performance measurements in a computer system 有权
标题翻译：在线预测计算机系统中未来性能测量的机制
公开(公告)号：US20060217940A1
公开(公告)日：2006-09-28
申请号：US11417828
申请日：2006-05-04
申请人： Gheorghe Cascaval , Evelyn Duesterwald , Sandhya Dwarkadas
发明人： Gheorghe Cascaval , Evelyn Duesterwald , Sandhya Dwarkadas
IPC分类号： G06F15/00
CPC分类号： G06F11/008 , G06F1/206 , G06F1/3203 , G06F1/329 , G06F9/4881 , G06F11/3419 , G06F11/3447 , G06F11/3452 , G06F2201/88 , G06F2209/5019 , Y02D10/24
摘要： Disclosed are a method and system for predicting future values of a target metric associated with a task executed on a computer system. The method comprises the steps of, over a given period of time, measuring at least one defined metric, transforming that measurement into a value for a predictor source metric, and using the value for the predictor source metric to obtain a predicted future value for said target metric. The preferred embodiment of this invention provides a flexible performance multi-predictor to solve the problem of providing accurate future behavior predictions for adaptive reconfiguration systems. The multi-predictor makes predictions about future workload characteristic by periodically reading available hardware counters. Also disclosed is a method and system for periodically reconfiguring an adaptive computer system by rescheduling tasks based on future behavior predictions.
摘要翻译：公开了一种用于预测与在计算机系统上执行的任务相关联的目标度量的未来值的方法和系统。该方法包括以下步骤：在给定的时间段内，测量至少一个定义的度量，将该测量值变换为预测器源度量的值，以及使用预测值源度量的值来获得所述预测器源度量的预测未来值目标度量。本发明的优选实施例提供了一种灵活的性能多预测器来解决为自适应重配置系统提供准确的未来行为预测的问题。多预测器通过定期读取可用的硬件计数器来预测未来的工作负载特征。还公开了一种通过基于未来行为预测重新安排任务来周期性重新配置自适应计算机系统的方法和系统。

9. 发明授权

US06725335B2 Method and system for fast unlinking of a linked branch in a caching dynamic translator 失效
标题翻译：在缓存动态翻译器中快速取消链接分支的方法和系统
公开(公告)号：US06725335B2
公开(公告)日：2004-04-20
申请号：US09755780
申请日：2001-01-05
申请人： Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia
发明人： Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia
IPC分类号： G06F1200
CPC分类号： G06F9/30174 , G06F9/44521 , G06F9/45504 , G06F11/3471 , G06F11/3476 , G06F2201/88 , G06F2201/885
摘要： In a system and method for linking and unlinking code fragments stored in a code cache, a memory area is associated with a branch in a first code fragment that branches outside the cache. If the branch can be set to branch to a location in a second code fragment stored in the cache, branch reconstruction information is stored in the memory area associated with the branch, and the branch instruction is updated to branch to the location in the second code fragment, thereby linking the first code fragment to the second code fragment. If it is determined that the previously linked branch should be unlinked, the first and second code fragments at that branch are unlinked by reading the information stored in the associated memory area at the time of linking, and using that information to reset the branch to its state prior to the linking.
摘要翻译：在用于链接和解链存储在代码高速缓存中的代码片段的系统和方法中，存储器区域与分支在高速缓存之外的第一代码片段中的分支相关联。如果可以将分支设置为分支到存储在高速缓存中的第二代码片段中的位置，则分支重建信息被存储在与分支相关联的存储区域中，并且分支指令被更新以分支到第二代码中的位置片段，从而将第一代码片段链接到第二代码片段。如果确定先前链接的分支应该被取消链接，则在该分支处的第一和第二代码片段在链接时读取存储在相关联的存储器区域中的信息而被取消链接，并且使用该信息将分支重置为其链接之前的状态。

10. 发明授权

US07865778B2 Method and system for detecting synchronization errors in programs 有权
标题翻译：方法和系统，用于检测程序中的同步错误
公开(公告)号：US07865778B2
公开(公告)日：2011-01-04
申请号：US11676853
申请日：2007-02-20
申请人： Evelyn Duesterwald , Yuan Zhang
发明人： Evelyn Duesterwald , Yuan Zhang
IPC分类号： G06F11/36
CPC分类号： G06F11/3672 , G06F11/3632
摘要： A method and system for error detection in programs with collective synchronization and/or procedures are provided. In one aspect, the method and system may use interprocedural analysis for matching synchronizations in a program in order to detect synchronization errors, and, if no such errors exist, may determine the synchronization phases of the program. The method and system in one aspect may use a combination of path expressions and interprocedural program slicing to match the synchronization statements that may execute along each program path. If the synchronization matching succeeds, the method and system in one aspect may determine the sets of synchronization statements that synchronize together. A matching failure may indicate the presence of a synchronization error and the method and system in one aspect may construct a counter example to illustrate the error.
摘要翻译：提供了一种用于具有集体同步和/或程序的程序中的错误检测的方法和系统。在一个方面，该方法和系统可以使用程序间分析来匹配程序中的同步，以便检测同步错误，并且如果不存在这样的错误，则可以确定程序的同步阶段。一方面的方法和系统可以使用路径表达式和程序间切片的组合来匹配可以沿着每个程序路径执行的同步语句。如果同步匹配成功，则一方面的方法和系统可以确定同步在一起的同步语句集合。匹配失败可以指示存在同步错误，并且在一个方面中的方法和系统可以构造计数器示例来说明错误。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式