专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09329670B2 Predicting energy savings 有权
标题翻译：预测节能
公开(公告)号：US09329670B2
公开(公告)日：2016-05-03
申请号：US13488822
申请日：2012-06-05
申请人： Malcolm S. Allen-Ware , Wei Huang , Fadi M. Kassem , Karthick Rajamani , Todd J. Rosedahl , Guillermo J. Silva
发明人： Malcolm S. Allen-Ware , Wei Huang , Fadi M. Kassem , Karthick Rajamani , Todd J. Rosedahl , Guillermo J. Silva
IPC分类号： G01F1/32 , G06F1/32
CPC分类号： G06F1/329 , Y02D10/24
摘要： A mechanism is provided for estimating energy/power consumption of a fixed-frequency operating mode while system is running in dynamic power management mode. For each time interval in a plurality of time intervals within a time period: a first processor identifies a modeled total nominal power value for at least one second processor during a current time interval, stores the modeled total nominal power value for the current time interval in a storage, identifies a dynamic power management mode power value for the at least one second processor in the data processing system during the current interval, and stores the dynamic power management mode power value for the current time interval in the storage. Responsive to the time period expiring, a comparison is produced of a plurality of modeled total nominal power values and a plurality of dynamic power management mode power values over the time period.
摘要翻译：提供了一种用于在系统以动态功率管理模式运行时估计固定频率操作模式的能量/功率消耗的机制。对于在一段时间段内的多个时间间隔中的每个时间间隔：第一处理器在当前时间间隔期间识别至少一个第二处理器的建模总额定功率值，将建模的总额定功率值存储在当前时间间隔中存储器，在当前间隔期间识别数据处理系统中的至少一个第二处理器的动态功率管理模式功率值，并将当前时间间隔的动态功率管理模式功率值存储在存储器中。响应于时间段到期，在该时间段内产生多个建模的总额定功率值和多个动态功率管理模式功率值的比较。

2. 发明授权

US08719527B2 Increasing memory capacity in power-constrained systems 有权
标题翻译：在功率有限的系统中增加内存容量
公开(公告)号：US08719527B2
公开(公告)日：2014-05-06
申请号：US13460044
申请日：2012-04-30
申请人： John Bruce Carter , Wei Huang , Karthick Rajamani , Kshitij Sudan , Joanne B. Rawson
发明人： John Bruce Carter , Wei Huang , Karthick Rajamani , Freeman Leigh Rawson, III , Kshitij Sudan
IPC分类号： G06F12/06
CPC分类号： G06F12/08 , G06F1/3275 , G06F9/5094 , G06F2212/1028 , G11C5/04 , Y02D10/13 , Y02D10/14 , Y02D10/22
摘要： A method for increasing a capacity of a memory is provided in the illustrative embodiments. Using an application executing using a processor wherein the memory includes a set of ranks, the memory is configured to form a cold tier and a hot tier, the cold tier including a first subset of ranks from the set of ranks in the memory, and the hot tier including a second subset of ranks from the set of ranks in the memory. A determination is made whether a page to which a memory access request is directed is located in the cold tier in the memory. In response to the page being located in the cold tier of the memory, the processing of the memory access request is throttled by processing the memory access request with a delay.
摘要翻译：在说明性实施例中提供了用于增加存储器的容量的方法。使用使用处理器执行的应用程序，其中所述存储器包括一组等级，所述存储器被配置为形成冷层和热层，所述冷层包括来自所述存储器中的所述一组等级的第一子群，热层包括来自内存中的一组排名的第二个子集。确定存储器访问请求所指向的页面是否位于存储器中的冷层中。响应于页面位于存储器的冷层中，通过以延迟处理存储器访问请求来限制存储器访问请求的处理。

3. 发明授权

US08635381B2 System, method and computer program product for monitoring memory access 失效
标题翻译：用于监控内存访问的系统，方法和计算机程序产品
公开(公告)号：US08635381B2
公开(公告)日：2014-01-21
申请号：US12869591
申请日：2010-08-26
申请人： Richard L. Arndt , Karthick Rajamani , Jeffrey A. Stuecheli
发明人： Richard L. Arndt , Karthick Rajamani , Jeffrey A. Stuecheli
IPC分类号： G06F3/00
CPC分类号： G06F11/3485 , G06F2201/88
摘要： According to one aspect of the present disclosure a method and technique for monitoring memory access is disclosed. The method includes monitoring, by a plurality of memory controllers, access to a memory unit, wherein each memory controller is associated with a different range of memory addresses of the memory unit, and wherein each memory controller monitors access for its associated range of memory addresses. The method also includes updating an incrementor with access data corresponding to accesses to the memory unit, wherein each memory controller updates the access data based on access of its associated range of memory addresses. The method further includes storing, by each respective memory controller, the updated access data in a cache corresponding to the respective range of memory addresses and, responsive to the updated access data for a respective range of memory addresses exceeding a threshold, storing the access data for the respective range of memory addresses in memory unit.
摘要翻译：根据本公开的一个方面，公开了一种用于监视存储器访问的方法和技术。该方法包括通过多个存储器控制器监视对存储器单元的访问，其中每个存储器控制器与存储器单元的存储器地址的不同范围相关联，并且其中每个存储器控制器监视对其相关联的存储器地址范围的访问。该方法还包括使用与对存储器单元的访问相对应的访问数据来更新增量器，其中每个存储器控制器基于其相关联的存储器地址范围的访问来更新访问数据。该方法还包括由每个相应的存储器控制器将更新的访问数据存储在与存储器地址的相应范围相对应的高速缓存中，并且响应于对于超过阈值的存储器地址的相应范围的更新的访问数据，存储访问数据对于存储器单元中的各个存储器地址范围。

4. 发明授权

US08448006B2 Performing virtual and/or physical resource management for power management 失效
标题翻译：执行电源管理的虚拟和/或物理资源管理
公开(公告)号：US08448006B2
公开(公告)日：2013-05-21
申请号：US12907190
申请日：2010-10-19
申请人： Michael S. Floyd , Christopher Francois , Naresh Nayar , Karthick Rajamani , Freeman L. Rawson, III , Randal C. Swanberg , Malcolm S. Ware
发明人： Michael S. Floyd , Christopher Francois , Naresh Nayar , Karthick Rajamani , Freeman L. Rawson, III , Randal C. Swanberg , Malcolm S. Ware
IPC分类号： G06F1/32
CPC分类号： G06F9/5094 , G06F1/3206 , G06F1/3228 , G06F1/3287 , G06F1/329 , Y02D10/171 , Y02D10/22 , Y02D10/24
摘要： A mechanism is provided for directed resource folding for power management. The mechanism receives a set of static platform characteristics and a set of dynamic platform characteristics for a set of resources associated with the data processing system thereby forming characteristic information. The mechanism determines whether one or more conditions have been met for each resource in the set of resources using the characteristic information. Responsive to the one or more conditions being met, the mechanism performs a resource optimization to determine at least one of a first subset of resources in the set of resources to keep active and a second subset of resources in the set of resources to dynamically fold. Based on the resource optimization, the mechanism performs either a virtual resource optimization to optimally schedule the first subset of resources or a physical resource optimization to dynamically fold the second subset of resources.
摘要翻译：提供了一种用于电源管理的定向资源折叠的机制。该机制接收与数据处理系统相关联的一组资源的一组静态平台特性和一组动态平台特性，从而形成特征信息。该机制使用特征信息确定资源集合中的每个资源是否满足一个或多个条件。响应于满足的一个或多个条件，机制执行资源优化以确定资源集合中的资源的第一子集中的至少一个以保持活动，并且该资源集合中的资源的第二子集动态地折叠。基于资源优化，该机制执行虚拟资源优化以优化调度资源的第一子集或物理资源优化以动态地折叠资源的第二子集。

5. 发明授权

US08392729B2 Oversubscribing branch circuits while lowering power distribution costs 失效
标题翻译：超大规模的分支电路，同时降低配电成本
公开(公告)号：US08392729B2
公开(公告)日：2013-03-05
申请号：US13451181
申请日：2012-04-19
申请人： Patrick K. Egan , Wesley M. Felter , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
发明人： Patrick K. Egan , Wesley M. Felter , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
IPC分类号： G06F1/26
CPC分类号： G06F1/30
摘要： A mechanism is provided for oversubscribing branch circuits. An active energy management mechanism determines a cumulative wattage rating using power consumption information for a powered element, the power consumption information is for a primary and a redundant portion of the powered element. The active energy management mechanism determines a power reduction power cap to be used by the powered element in the event of a loss of either a primary or a redundant power source supplied to the powered element using the cumulative wattage rating, a branch circuit rating, and a circuit breaker rating for the powered element. The active energy management mechanism sends the power reduction power cap to the powered element in order that the powered element reduces power to the power reduction power cap in the event of the loss of either the primary power source or the redundant power source supplied to the powered element.
摘要翻译：提供了一种用于超额订购分支电路的机制。主动能量管理机构使用功率元件的功耗信息确定累积功率额定值，功率消耗信息用于有源元件的主要部分和冗余部分。主动能量管理机构确定在使用累积功率额定值，分支电路额定值和供电元件的主电源或冗余电源的损耗的情况下由供电元件使用的功率降低功率帽，以及电源元件的断路器额定值。主动能量管理机构将功率降低功率帽发送到有源元件，以便在被供电到主动力源的主电源或冗余电源丢失的情况下，有源元件降低功率降低功率上限的功率元件。

6. 发明授权

US08352757B2 Oversubscribing branch circuits while lowering power distribution costs 失效
公开(公告)号：US08352757B2
公开(公告)日：2013-01-08
申请号：US12686008
申请日：2010-01-12
申请人： Patrick K. Egan , Wesley M. Felter , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
发明人： Patrick K. Egan , Wesley M. Felter , Karthick Rajamani , Juan C. Rubio , Malcolm S. Ware
IPC分类号： G06F1/26
CPC分类号： G06F1/30
摘要： A mechanism is provided for oversubscribing branch circuits. An active energy management mechanism determines a cumulative wattage rating using power consumption information for a powered element, the power consumption information is for a primary and a redundant portion of the powered element. The active energy management mechanism determines a power reduction power cap to be used by the powered element in the event of a loss of either a primary or a redundant power source supplied to the powered element using the cumulative wattage rating, a branch circuit rating, and a circuit breaker rating for the powered element. The active energy management mechanism sends the power reduction power cap to the powered element in order that the powered element reduces power to the power reduction power cap in the event of the loss of either the primary power source or the redundant power source supplied to the powered element.

7. 发明申请

US20110296097A1 Mechanisms for Reducing DRAM Power Consumption 失效
标题翻译：降低DRAM功耗的机制
公开(公告)号：US20110296097A1
公开(公告)日：2011-12-01
申请号：US12789019
申请日：2010-05-27
申请人： Elmootazbellah N. Elnozahy , Karthick Rajamani , William E. Speight , Lixin Zhang
发明人： Elmootazbellah N. Elnozahy , Karthick Rajamani , William E. Speight , Lixin Zhang
IPC分类号： G06F12/00
CPC分类号： G06F1/3275 , G11C11/406 , G11C11/4094 , G11C2211/4065 , G11C2211/4067 , Y02D10/13 , Y02D10/14
摘要： Mechanisms are provided for inhibiting precharging of memory cells of a dynamic random access memory (DRAM) structure. The mechanisms receive a command for accessing memory cells of the DRAM structure. The mechanisms further determine, based on the command, if precharging the memory cells following accessing the memory cells is to be inhibited. Moreover, the mechanisms send, in response to the determination indicating that precharging the memory cells is to be inhibited, a command to blocking logic of the DRAM structure to block precharging of the memory cells following accessing the memory cells.
摘要翻译：提供用于禁止动态随机存取存储器（DRAM）结构的存储器单元的预充电的机制。这些机制接收到用于访问DRAM结构的存储单元的命令。这些机制基于该命令进一步确定如果禁止在访问存储器单元之后对存储单元进行预充电。此外，机构响应于指示要禁止对存储器单元进行预充电的确定，发送阻止DRAM结构的逻辑以阻止访问存储器单元之后的存储器单元的预充电的命令。

8. 发明申请

US20110292597A1 Stackable Module for Energy-Efficient Computing Systems 有权
标题翻译：用于节能计算系统的可堆叠模块
公开(公告)号：US20110292597A1
公开(公告)日：2011-12-01
申请号：US12789617
申请日：2010-05-28
申请人： John B. Carter , Wael R. El-Essawy , Elmootazbellah N. Elnozahy , Wesley M. Felter , Madhusudan K. Iyengar , Thomas W. Keller, JR. , Karthick Rajamani , Juan C. Rubio , William E. Speight , Lixin Zhang
发明人： John B. Carter , Wael R. El-Essawy , Elmootazbellah N. Elnozahy , Wesley M. Felter , Madhusudan K. Iyengar , Thomas W. Keller, JR. , Karthick Rajamani , Juan C. Rubio , William E. Speight , Lixin Zhang
IPC分类号： G06F1/20 , G06F13/00
CPC分类号： H05K7/20 , G06F1/181 , G06F1/20
摘要： A modular processing module is provided. The modular processing module comprises a set of processing module sides. Each processing module side comprises a circuit board, a plurality of connectors coupled to the circuit board, and a plurality of processing nodes coupled to the circuit board. Each processing module side in the set of processing module sides couples to another processing module side using at least one connector in the plurality of connectors such that, when all of the set of processing module sides are coupled together, the modular processing module is formed. The modular processing module comprises an exterior connection to a power source and a communication system.
摘要翻译：提供模块化处理模块。模块化处理模块包括一组处理模块侧面。每个处理模块侧包括电路板，耦合到电路板的多个连接器以及耦合到电路板的多个处理节点。处理模块组中的每个处理模块侧均使用多个连接器中的至少一个连接器耦合到另一个处理模块侧，使得当所有这组处理模块侧面耦合在一起时，形成模块化处理模块。模块化处理模块包括到电源和通信系统的外部连接。

9. 发明申请

US20110178652A1 Dynamically Adjusting an Operating State of a Data Processing System Running Under a Power Cap 失效
标题翻译：动态调整在动力帽下运行的数据处理系统的运行状态
公开(公告)号：US20110178652A1
公开(公告)日：2011-07-21
申请号：US12688214
申请日：2010-01-15
申请人： John B. Carter , Heather L. Hanson , Karthick Rajamani , Malcolm S. Ware
发明人： John B. Carter , Heather L. Hanson , Karthick Rajamani , Malcolm S. Ware
IPC分类号： G06F1/28
CPC分类号： G06F1/3203 , G06F1/329 , Y02D10/24
摘要： A mechanism is provided for dynamically power capping one or more units. A power capping mechanism sets a counter value corresponding to an initial energy budget assigned to a unit for a given interval. Responsive to the unit receiving an operation to perform during the given interval, the power capping mechanism decrements the counter value by a decrement value. Responsive to the given interval expiring, the power capping mechanism sends the counter value to a power control loop in the data processing system, receives a new energy budget from the power control loop, and resets the counter value to a value corresponding to the new energy budget assigned to the unit for a next interval.
摘要翻译：提供了用于动态地对一个或多个单元进行功率封装的机制。功率封顶机构设置与给定间隔分配给单元的初始能量预算对应的计数器值。响应于在给定间隔期间接收要执行的操作的单元，功率封顶机构将计数器值递减减量值。响应于给定的时间间隔到期，功率封顶机制将计数器值发送到数据处理系统中的功率控制回路，从功率控制回路接收新的能量预算，并将计数器值重置为对应于新能量的值分配给该单位的下一个间隔的预算。

10. 发明申请

US20110113270A1 Dynamic Voltage and Frequency Scaling (DVFS) Control for Simultaneous Multi-Threading (SMT) Processors 有权
标题翻译：同步多线程（SMT）处理器的动态电压和频率缩放（DVFS）控制
公开(公告)号：US20110113270A1
公开(公告)日：2011-05-12
申请号：US12616833
申请日：2009-11-12
申请人： John B. Carter , Heather L. Hanson , Karthick Rajamani , Freeman L. Rawson, III , Todd J. Rosedahl , Malcolm S. Ware
发明人： John B. Carter , Heather L. Hanson , Karthick Rajamani , Freeman L. Rawson, III , Todd J. Rosedahl , Malcolm S. Ware
IPC分类号： G06F1/00
CPC分类号： G06F1/324 , Y02D10/126
摘要： A mechanism is provided for controlling operational parameters associated with a plurality of processors. A control system in the data processing system determines a utilization slack value of the data processing system. The utilization slack value is determined using one or more active core count values and one or more slack core count values. The control system computes a new utilization metric to be a difference between a full utilization value and the utilization slack value. The control system determines whether the new utilization metric is below a predetermined utilization threshold. Responsive to the new utilization metric being below the predetermined utilization threshold, the control system decreases a frequency of the plurality of processors.
摘要翻译：提供了用于控制与多个处理器相关联的操作参数的机制。数据处理系统中的控制系统确定数据处理系统的使用松弛值。使用松弛值使用一个或多个活动核心计数值和一个或多个松弛核心计数值来确定。控制系统将新的利用度量度计算为完全利用率值和利用率松弛值之间的差异。控制系统确定新的利用度量是否低于预定利用率阈值。响应于新的利用度量低于预定利用率阈值，控制系统降低了多个处理器的频率。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式