专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08664701B2 Rectifier with vertical MOS structure 有权
标题翻译：整流器具有垂直MOS结构
公开(公告)号：US08664701B2
公开(公告)日：2014-03-04
申请号：US13446327
申请日：2012-04-13
申请人： Kuo-Liang Chao , Mei-Ling Chen , Hung-Hsin Kuo
发明人： Kuo-Liang Chao , Mei-Ling Chen , Hung-Hsin Kuo
IPC分类号： H01L21/02 , H01L21/322
CPC分类号： H01L29/66143 , H01L21/28017 , H01L21/3086 , H01L29/407 , H01L29/456 , H01L29/66136 , H01L29/7813 , H01L29/861
摘要： A method for manufacturing a rectifier with a vertical MOS structure is provided. A first trench structure and a first mask layer are formed at a first side of the semiconductor substrate. A second trench structure is formed in the second side of the semiconductor substrate. A gate oxide layer, a polysilicon structure and a metal sputtering layer are sequentially formed on the second trench structure. The rectifier further includes a wet oxide layer and a plurality of doped regions. The wet oxide layer is formed on a surface of the first multi-trench structure and in the semiconductor substrate. The doping regions are formed on a region between the semiconductor substrate and the second trench structure, and located beside the mask layer. The metal sputtering layer is formed on the first mask layer corresponding to the first trench structure.
摘要翻译：提供一种制造具有垂直MOS结构的整流器的方法。第一沟槽结构和第一掩模层形成在半导体衬底的第一侧。第二沟槽结构形成在半导体衬底的第二侧。栅极氧化层，多晶硅结构和金属溅射层依次形成在第二沟槽结构上。整流器还包括湿式氧化物层和多个掺杂区域。在第一多沟槽结构的表面和半导体衬底中形成湿氧化物层。掺杂区形成在半导体衬底和第二沟槽结构之间的区域上，并且位于掩模层旁边。金属溅射层形成在对应于第一沟槽结构的第一掩模层上。

2. 发明授权

US08405184B2 Trench schottky diode and method for manufacturing the same 有权
标题翻译：沟槽肖特基二极管及其制造方法
公开(公告)号：US08405184B2
公开(公告)日：2013-03-26
申请号：US12824539
申请日：2010-06-28
申请人： Kou-Liang Chao , Hung-Hsin Kuo , Tse-Chuan Su , Mei-Ling Chen
发明人： Kou-Liang Chao , Hung-Hsin Kuo , Tse-Chuan Su , Mei-Ling Chen
IPC分类号： H01L29/66
CPC分类号： H01L29/66143 , H01L29/0619 , H01L29/404 , H01L29/407 , H01L29/872 , H01L29/8725
摘要： A trench Schottky diode and its manufacturing method are provided. The trench Schottky diode includes a semiconductor substrate having therein a plurality of trenches, a gate oxide layer, a polysilicon structure, a guard ring and an electrode. At first, the trenches are formed in the semiconductor substrate by an etching step. Then, the gate oxide layer and the polysilicon structure are formed in the trenches and protrude above a surface of the semiconductor substrate. The guard ring is formed to cover a portion of the resultant structure. At last, the electrode is formed above the guard ring and the other portion not covered by the guard ring. The protruding gate oxide layer and the protruding polysilicon structure can avoid cracks occurring in the trench structure.
摘要翻译：提供沟槽肖特基二极管及其制造方法。沟槽肖特基二极管包括其中具有多个沟槽，栅极氧化物层，多晶硅结构，保护环和电极的半导体衬底。首先，通过蚀刻步骤在半导体衬底中形成沟槽。然后，在沟槽中形成栅氧化层和多晶硅结构，并突出在半导体衬底的表面之上。保护环形成为覆盖所得结构的一部分。最后，电极形成在防护环的上方，另一部分不被保护环覆盖。突出的栅极氧化物层和突出的多晶硅结构可以避免在沟槽结构中发生裂纹。

3. 发明授权

US08386161B2 Route planning methods and systems 有权
标题翻译：路线规划方法和系统
公开(公告)号：US08386161B2
公开(公告)日：2013-02-26
申请号：US12554903
申请日：2009-09-05
申请人： Mei-Ling Chen
发明人： Mei-Ling Chen
IPC分类号： G01C21/00
CPC分类号： G01C21/3407 , G06Q10/047 , G06Q50/28
摘要： Route planning methods and systems are provided. First, an input corresponding to a specific region is received via an input unit of a personal navigation device. Then, a first predefined location located in the specific region is determined. A first route from a first current position of the device to the first predefined location is planned.
摘要翻译：提供路线规划方法和系统。首先，经由个人导航装置的输入部接收与特定区域对应的输入。然后，确定位于特定区域中的第一预定位置。计划从设备的第一当前位置到第一预定位置的第一路线。

4. 发明授权

US08029143B2 Illumination system 有权
标题翻译：照明系统
公开(公告)号：US08029143B2
公开(公告)日：2011-10-04
申请号：US11954687
申请日：2007-12-12
申请人： Mei-Ling Chen , S-Wei Chen , Chao-Shun Chen , Hung-Cheng Lung , Chun-Fa Hsu , Cheng-Shun Liao
发明人： Mei-Ling Chen , S-Wei Chen , Chao-Shun Chen , Hung-Cheng Lung , Chun-Fa Hsu , Cheng-Shun Liao
IPC分类号： G03B21/00
CPC分类号： G02B26/008 , G02B6/0008 , G02B6/4298 , G02F1/133611 , G02F1/133621 , G02F2001/133622
摘要： An illumination system for providing an illumination beam to a light valve is provided. The illumination system includes a light source, a light integration rod, a color wheel, a first focusing unit and a second focusing unit. The light source is capable of generating the illumination beam, and the light integration rod is disposed on the transmission path of the illumination beam. The first focusing unit is disposed between the integration rod and the color wheel and is capable of focusing the illumination beam onto the color wheel. The second focusing unit is disposed between the color wheel and the light valve and is capable of focusing the illumination beam onto the light valve.
摘要翻译：提供了一种用于向光阀提供照明光束的照明系统。照明系统包括光源，光集成杆，色轮，第一聚焦单元和第二聚焦单元。光源能够产生照明光束，并且光集成棒设置在照明光束的传输路径上。第一聚焦单元设置在集成杆和色轮之间，并且能够将照明光束聚焦到色轮上。第二聚焦单元设置在色轮和光阀之间，并且能够将照明光束聚焦到光阀上。

5. 发明申请

US20110147948A1 FORMING METHOD AND STRUCTURE OF POROUS LOW-K LAYER, INTERCONNECT PROCESS AND INTERCONNECT STRUCTURE 有权
标题翻译：多孔低K层的形成方法和结构，互连过程和互连结构
公开(公告)号：US20110147948A1
公开(公告)日：2011-06-23
申请号：US13038612
申请日：2011-03-02
申请人： Mei-Ling Chen , Kuo-Chih Lai , Su-Jen Sung , Chien-Chung Huang , Yu-Tsung Lai
发明人： Mei-Ling Chen , Kuo-Chih Lai , Su-Jen Sung , Chien-Chung Huang , Yu-Tsung Lai
IPC分类号： H01L23/48 , B32B7/02
CPC分类号： H01L21/31695 , H01L21/02164 , H01L21/02203 , H01L21/02271 , H01L21/02304 , H01L21/02362 , H01L21/7682 , H01L21/76835 , Y10T428/24992
摘要： A structure of a porous low-k layer is described, comprising a bottom portion and a body portion of the same atomic composition, wherein the body portion is located on the bottom portion, and the bottom portion has a density higher than the density of the body portion. An interconnect structure is also described, including the above porous low-k layer, and a conductive layer filling up a damascene opening in the porous low-k layer.
摘要翻译：描述了多孔低k层的结构，其包括具有相同原子组成的底部和主体部分，其中主体部分位于底部，并且底部部分的密度高于身体部位。还描述了包括上述多孔低k层的互连结构以及填充多孔低k层中的镶嵌开口的导电层。

6. 发明授权

US07603601B2 Enabling special modes within a digital device 有权
标题翻译：在数字设备中启用特殊模式
公开(公告)号：US07603601B2
公开(公告)日：2009-10-13
申请号：US11355619
申请日：2006-02-16
申请人： Cristian P. Masgras , Michael Pyska , Edward Brian Boles , Joseph W. Triece , Igor Wojewoda , Mei-Ling Chen
发明人： Cristian P. Masgras , Michael Pyska , Edward Brian Boles , Joseph W. Triece , Igor Wojewoda , Mei-Ling Chen
IPC分类号： G01R31/3185
CPC分类号： G01R31/31701 , G06F11/273 , G11C29/003 , G11C29/46
摘要： A special mode key match comparison module has N-storage elements and a special mode key match comparator. The N-storage elements accumulate a serial data stream, and then determine whether a digital device should operate in a normal user mode, in a public programming mode, or in a particular private test mode. To reduce the possibility of accidentally decoding a false test or programming mode, the data stream has a sufficiently large number of N-bits to substantially reduce the probability of a false decode. To further reduce the possibility of accidentally decoding a programming or test mode, the special mode key match comparison module may be reset if less or more than N-clocks are detected during the accumulation of the N-bit serial data stream. The special mode key match data patterns may represent a normal user mode, a public programming mode, and particular private manufacturer test modes.
摘要翻译：特殊模式键匹配比较模块具有N存储元件和特殊模式键匹配比较器。 N存储元件累积串行数据流，然后确定数字设备是否应该以普通用户模式，公共编程模式或特定专用测试模式中操作。为了减少意外解码错误测试或编程模式的可能性，数据流具有足够大数量的N位，以显着降低错误解码的概率。为了进一步降低意外解码编程或测试模式的可能性，如果在N位串行数据流的累积期间检测到少于或多于N个时钟，则可以复位特殊模式键匹配比较模块。特殊模式键匹配数据模式可以表示正常的用户模式，公共编程模式和特定的私人制造商测试模式。

7. 发明申请

US20090059396A1 ILLUMINATION SYSTEM 有权
标题翻译：照明系统
公开(公告)号：US20090059396A1
公开(公告)日：2009-03-05
申请号：US11848901
申请日：2007-08-31
申请人： Cheng-Shun Liao , S-Wei Chen , Sung-Nan Chen , Chao-Shun Chen , Mei-Ling Chen
发明人： Cheng-Shun Liao , S-Wei Chen , Sung-Nan Chen , Chao-Shun Chen , Mei-Ling Chen
IPC分类号： G02B27/00 , G02B5/04
CPC分类号： G02B5/04 , G02B27/1006 , G02B27/126 , G02B27/143 , G02B27/145 , G02B27/30
摘要： An illumination system including at least one first light source, a prism and a light uniforming device is provided. The first light source is capable of providing a first beam. The prism is disposed on a transmission path of the first beam, and has four first facets. Two of the first facets are opposite to each other, and the other two first facets are opposite to each other. The first beam passes through one of the first facets and is totally internally reflected by another first facet opposite to the one of the first facets. The light uniforming device is disposed on the transmission path of the first beam from the another first facet. The cost of the illumination system is lower, and the illumination system has high flexibility of the light source design and can provide illumination with high brightness.
摘要翻译：提供了包括至少一个第一光源，棱镜和光均匀装置的照明系统。第一光源能够提供第一光束。棱镜设置在第一光束的传播路径上，并具有四个第一小面。第一面中的两个彼此相对，另外两个第一面彼此相对。第一光束通过第一面中的一个，并且被与第一面相对的另一个第一刻面完全内部反射。光均匀装置设置在第一光束从另一第一面的传输路径上。照明系统的成本较低，照明系统具有高灵活度的光源设计，可提供高亮度的照明。

8. 发明授权

US07499218B1 Illumination system 有权
标题翻译：照明系统
公开(公告)号：US07499218B1
公开(公告)日：2009-03-03
申请号：US11848901
申请日：2007-08-31
申请人： Cheng-Shun Liao , S-Wei Chen , Sung-Nan Chen , Chao-Shun Chen , Mei-Ling Chen
发明人： Cheng-Shun Liao , S-Wei Chen , Sung-Nan Chen , Chao-Shun Chen , Mei-Ling Chen
IPC分类号： G02B27/14 , G02B27/30 , G02B5/04
CPC分类号： G02B5/04 , G02B27/1006 , G02B27/126 , G02B27/143 , G02B27/145 , G02B27/30
摘要： An illumination system including at least one first light source, a prism and a light uniforming device is provided. The first light source is capable of providing a first beam. The prism is disposed on a transmission path of the first beam, and has four first facets. Two of the first facets are opposite to each other, and the other two first facets are opposite to each other. The first beam passes through one of the first facets and is totally internally reflected by another first facet opposite to the one of the first facets. The light uniforming device is disposed on the transmission path of the first beam from the another first facet. The cost of the illumination system is lower, and the illumination system has high flexibility of the light source design and can provide illumination with high brightness.
摘要翻译：提供了包括至少一个第一光源，棱镜和光均匀装置的照明系统。第一光源能够提供第一光束。棱镜设置在第一光束的传播路径上，并具有四个第一小面。第一面中的两个彼此相对，另外两个第一面彼此相对。第一光束通过第一面中的一个，并且被与第一面相对的另一个第一刻面完全内部反射。光均匀装置设置在第一光束从另一第一面的传输路径上。照明系统的成本较低，照明系统具有高灵活度的光源设计，可提供高亮度的照明。

9. 发明申请

US20080251931A1 MULTI CAP LAYER AND MANUFACTURING METHOD THEREOF 有权
标题翻译：多层及其制造方法
公开(公告)号：US20080251931A1
公开(公告)日：2008-10-16
申请号：US11733763
申请日：2007-04-11
申请人： Wei-Chih Chen , Su-Jen Sung , Feng-Yu Hsu , Chun-Chieh Huang , Mei-Ling Chen , Jiann-Jen Chiou
发明人： Wei-Chih Chen , Su-Jen Sung , Feng-Yu Hsu , Chun-Chieh Huang , Mei-Ling Chen , Jiann-Jen Chiou
IPC分类号： H01L21/4763 , H01L23/48
CPC分类号： H01L21/02362 , H01L21/02126 , H01L21/022 , H01L21/02274 , H01L21/31144 , H01L21/31608 , H01L21/76811
摘要： A method for manufacturing a multi cap layer includes providing a substrate, forming a multi cap layer comprising a first cap layer and a second cap layer formed thereon on the substrate, forming a patterned metal hard mask layer on the multi cap layer, and performing an etching process to etch the multi cap layer through the patterned hard mask layer and to form an opening in the second cap layer.
摘要翻译：一种制造多盖层的方法包括提供基板，形成包括第一盖层和在基板上形成的第二盖层的多盖层，在多盖层上形成图案化的金属硬掩模层，蚀刻工艺以通过图案化的硬掩模层蚀刻多盖层并在第二盖层中形成开口。

10. 发明申请

US20080074205A1 Reference Clock Out Feature on a Digital Device Peripheral Function Pin 审中-公开
标题翻译：数字设备上的参考时钟输出功能外设功能引脚
公开(公告)号：US20080074205A1
公开(公告)日：2008-03-27
申请号：US11776636
申请日：2007-07-12
申请人： Mei-Ling Chen , Igor Wojewoda , Gaurang Kavaiya
发明人： Mei-Ling Chen , Igor Wojewoda , Gaurang Kavaiya
IPC分类号： H03B1/00
CPC分类号： G06F1/08
摘要： An integrated circuit device comprising a configurable reference clock output to a peripheral function connection of the integrated circuit device provides a system clock or a frequency divided clock from the system clock as a clock source to a peripheral function on a peripheral function connection of the integrated circuit device. The clock function may be used to generate all necessary clocks for a plurality of integrated circuit devices and may be able to supply a system clock or frequency divided clock from the system clock, either from an external clock oscillator source or from an internally generated system clock, with the option of using a crystal for more accuracy and greater frequency stability. The external clock and/or internal clock may be made available for peripheral devices even when internal logic of the integrated circuit device may be in a standby/sleep mode.
摘要翻译：一种集成电路装置，包括对集成电路装置的外围功能连接的可配置参考时钟输出，从集成电路的外围功能连接的系统时钟或分频时钟提供系统时钟作为时钟源到外围功能，设备。时钟功能可用于为多个集成电路器件产生所有必需的时钟，并且可以能够从系统时钟提供系统时钟或分频时钟，或者从外部时钟振荡器源或内部生成的系统时钟，可选择使用晶体更高的精度和更高的频率稳定性。即使集成电路设备的内部逻辑可能处于待机/睡眠模式，外部时钟和/或内部时钟也可用于外围设备。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式