会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Resistance-Capacitance Calibration Circuit without Current Mismatch and Method thereof
    • 无电流不匹配的电阻电容校准电路及其方法
    • US20130207693A1
    • 2013-08-15
    • US13439877
    • 2012-04-05
    • Shiau-Wen Kao
    • Shiau-Wen Kao
    • H03K5/00
    • H03K19/00369
    • A resistor-capacitor (RC) calibration circuit includes: a current source, providing a current to a first node; a first switch, coupled between the first node and a second node; a second switch, coupled between the first node and a third node; a resistor, coupled between a reference terminal and the second node; a variable capacitor, coupled between the reference terminal and the third node; a third switch, coupled between the third node and the reference terminal; a comparator, comprising a first input coupled to the second node and a second input coupled to the third node; and a logic controller, coupled between an output of the comparator and the variable capacitor for outputting an adjusting signal according to an output signal of the comparator to adjust a capacitance of the variable capacitor.
    • 电阻 - 电容(RC)校准电路包括:电流源,向第一节点提供电流; 耦合在第一节点和第二节点之间的第一开关; 耦合在所述第一节点和第三节点之间的第二开关; 耦合在参考端和第二节点之间的电阻器; 耦合在参考端和第三节点之间的可变电容器; 耦合在第三节点和参考终端之间的第三开关; 比较器,包括耦合到第二节点的第一输入端和耦合到第三节点的第二输入端; 以及逻辑控制器,其耦合在所述比较器的输出端和所述可变电容器之间,用于根据所述比较器的输出信号输出调整信号,以调整所述可变电容器的电容。
    • 4. 发明授权
    • Low noise amplifier
    • 低噪声放大器
    • US07671686B2
    • 2010-03-02
    • US12188280
    • 2008-08-08
    • Ming-Ching KuoShiau-Wen KaoChih-Hung Chen
    • Ming-Ching KuoShiau-Wen KaoChih-Hung Chen
    • H03F3/04
    • H03F3/45179H03F3/19H03F2200/294H03F2203/45306H03F2203/45318
    • A low-noise amplifier circuit to convert a single-ended input into a dual-ended output includes an input transconductance stage circuit, including a first MOS transistor coupled in parallel with a second MOS transistor; a current buffer circuit, including a third MOS transistor coupled in parallel with a fourth MOS transistor; each of the first, second, third, and fourth transistors having a body, gate, source, and drain; the input transconductance stage circuit and the current buffer circuit being cascode coupled, forming a cascode amplifier configuration; the single-ended input being at the source of one of the first and second transistors in the input transconductance stage circuit; the dual-ended output being a differential output across the drain of the third transistor and the drain of the fourth transistor; the first and second transistors of the input transconductance stage circuit being cross-coupled, wherein the body of the first transistor is coupled to the source of the second transistor, and the body of the second transistor is coupled to the source of the first transistor; and the third and fourth transistors of the current buffer circuit being cross-coupled, wherein a first capacitance is coupled between the gate of the third transistor and the source of the fourth transistor, and a second capacitance is coupled between the gate of the fourth transistor and the source of the third transistor.
    • 将单端输入转换为双端输出的低噪声放大器电路包括输入跨导级电路,包括与第二MOS晶体管并联耦合的第一MOS晶体管; 电流缓冲电路,包括与第四MOS晶体管并联耦合的第三MOS晶体管; 第一,第二,第三和第四晶体管中的每一个具有主体,栅极,源极和漏极; 输入跨导级电路和当前缓冲电路被共源共栅耦合,形成共源共栅放大器配置; 单端输入在输入跨导级电路中位于第一和第二晶体管之一的源极处; 所述双端输出是跨越所述第三晶体管的漏极和所述第四晶体管的漏极的差分输出; 输入跨导级电路的第一和第二晶体管交叉耦合,其中第一晶体管的主体耦合到第二晶体管的源极,并且第二晶体管的主体耦合到第一晶体管的源极; 并且当前缓冲电路的第三和第四晶体管是交叉耦合的,其中第一电容耦合在第三晶体管的栅极和第四晶体管的源极之间,第二电容耦合在第四晶体管的栅极之间 和第三晶体管的源极。
    • 6. 发明授权
    • Frequency synthesizer
    • 频率合成器
    • US07733136B2
    • 2010-06-08
    • US12108843
    • 2008-04-24
    • Chih-Hung ChenMing-Ching KuoShiau-Wen Kao
    • Chih-Hung ChenMing-Ching KuoShiau-Wen Kao
    • H03L7/06
    • H03L7/18H03L7/0895H03L7/095
    • A frequency synthesizer includes: a fractional-N synthesizer configured to provide, in a locked condition, an output signal with an output frequency based on an input signal with a reference frequency, the fractional-N synthesizer including a charge pump outputting a current to be calibrated; a lock detector coupled to the fractional-N synthesizer to detect the locked condition, the lock detector being configured to send a first signal indicating the detection; a calibration component coupled to the lock detector and the fractional-N synthesizer, the calibration component being configured to provide a second signal to calibrate the current after receiving the first signal, based on a voltage sampled from the fractional-N synthesizer; and a current source array coupled to the calibration component and the fractional N synthesizer, the current source array being configured to calibrate the current based on the second signal.
    • 频率合成器包括:分数N合成器,被配置为在锁定状态下提供具有基于具有参考频率的输入信号的输出频率的输出信号,分数N合成器包括输出电流的电荷泵 校准; 锁定检测器,其耦合到所述分数N合成器以检测所述锁定状态,所述锁定检测器被配置为发送指示所述检测的第一信号; 耦合到所述锁定检测器和所述分数N合成器的校准部件,所述校准部件被配置为基于从所述分数N合成器采样的电压来提供第二信号以在接收到所述第一信号之后校准所述电流; 以及耦合到所述校准组件和所述分数N个合成器的电流源阵列,所述电流源阵列被配置为基于所述第二信号校准所述电流。
    • 7. 发明申请
    • FREQUENCY SYNTHESIZER
    • 频率合成器
    • US20090108892A1
    • 2009-04-30
    • US12108843
    • 2008-04-24
    • Chih-Hung CHENMing-Ching KuoShiau-Wen Kao
    • Chih-Hung CHENMing-Ching KuoShiau-Wen Kao
    • H03B21/02
    • H03L7/18H03L7/0895H03L7/095
    • A frequency synthesizer includes: a fractional-N synthesizer configured to provide, in a locked condition, an output signal with an output frequency based on an input signal with a reference frequency, the fractional-N synthesizer including a charge pump outputting a current to be calibrated; a lock detector coupled to the fractional-N synthesizer to detect the locked condition, the lock detector being configured to send a first signal indicating the detection; a calibration component coupled to the lock detector and the fractional-N synthesizer, the calibration component being configured to provide a second signal to calibrate the current after receiving the first signal, based on a voltage sampled from the fractional-N synthesizer; and a current source array coupled to the calibration component and the fractional N synthesizer, the current source array being configured to calibrate the current based on the second signal.
    • 频率合成器包括:分数N合成器,被配置为在锁定状态下提供具有基于具有参考频率的输入信号的输出频率的输出信号,分数N合成器包括输出电流的电荷泵 校准; 锁定检测器,其耦合到所述分数N合成器以检测所述锁定状态,所述锁定检测器被配置为发送指示所述检测的第一信号; 耦合到所述锁定检测器和所述分数N合成器的校准部件,所述校准部件被配置为基于从所述分数N合成器采样的电压来提供第二信号以在接收到所述第一信号之后校准所述电流; 以及耦合到所述校准组件和所述分数N个合成器的电流源阵列,所述电流源阵列被配置为基于所述第二信号校准所述电流。
    • 8. 发明授权
    • DC offset cancellation circuit
    • DC偏移消除电路
    • US07411446B2
    • 2008-08-12
    • US11594889
    • 2006-11-09
    • Shiau-Wen Kao
    • Shiau-Wen Kao
    • H03F1/02
    • H03F3/45475H03F3/45973H03F2203/45134H03F2203/45138H03F2203/45212H03F2203/45441H03F2203/45521
    • A DC offset cancellation block is provided for canceling a DC offset in a signal path. The signal path may include an input and an output. The DC offset cancellation block may include an active integrator coupled between the input and the output to provide a negative feedback to the signal path. The active integrator may include an operational-amplifier (op-amp), a capacitive component with a capacitance C, and a resistive component with a resistance R, and the capacitive component may be coupled to the op-amp via a closed feedback loop. The DC offset cancellation block may also include a first amplifier with a gain of GA coupled with the capacitive component in the closed feedback loop such that a RC time constant of the active integrator is changed from RC to RCGA.
    • 提供DC偏移消除块以消除信号路径中的DC偏移。 信号路径可以包括输入和输出。 DC偏移消除块可以包括耦合在输入和输出之间的有源积分器,以向信号路径提供负反馈。 有源积分器可以包括运算放大器(op-amp),具有电容C的电容分量和具有电阻R的电阻分量,并且电容分量可以经由闭合反馈回路耦合到运算放大器。 DC偏移消除块还可以包括具有与闭环反馈回路中的电容分量耦合的G A增益的第一放大器,使得有源积分器的RC时间常数从RC变为RCG
    • 9. 发明授权
    • Voltage buffer
    • 电压缓冲器
    • US08773171B2
    • 2014-07-08
    • US13584771
    • 2012-08-13
    • Shiau-Wen Kao
    • Shiau-Wen Kao
    • H03K3/00
    • H03F3/505H03F2203/5015
    • A voltage buffer having a fist transistor, a second transistor, a third transistor and a voltage detector is provided. A first terminal of the first transistor is coupled to a first reference voltage. A first terminal of the second transistor is coupled to a second terminal of the first transistor, a control terminal of the second transistor is coupled to an input voltage, and a second terminal of the second transistor is coupled to an output voltage. A first terminal of the third transistor is coupled to a second terminal of the second transistor. A second terminal of the third transistor is coupled to a second reference voltage. The voltage detector detects a voltage of the second terminal of the first transistor to generate a detection result and outputs the detection result to a bulk terminal of the second transistor.
    • 提供具有第一晶体管,第二晶体管,第三晶体管和电压检测器的电压缓冲器。 第一晶体管的第一端子耦合到第一参考电压。 第二晶体管的第一端子耦合到第一晶体管的第二端子,第二晶体管的控制端耦合到输入电压,第二晶体管的第二端耦合到输出电压。 第三晶体管的第一端子耦合到第二晶体管的第二端子。 第三晶体管的第二端子耦合到第二参考电压。 电压检测器检测第一晶体管的第二端子的电压以产生检测结果,并将检测结果输出到第二晶体管的体积端子。