会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Gate drive device for reducing a surge voltage and switching loss
    • 栅极驱动装置,用于降低浪涌电压和开关损耗
    • US06819149B2
    • 2004-11-16
    • US10457348
    • 2003-06-10
    • Takaaki ShirasawaTsuyoshi Takayama
    • Takaaki ShirasawaTsuyoshi Takayama
    • H03K1704
    • H03K17/162
    • In a circuit having MOS transistors connected in series, a surge voltage that occurs during off periods is reduced, while suppressing an increase in switching loss at turning off of the MOS transistors. When a first power MOSFET (1) is turned off and then a second power MOSFET (2) is turned on after that according to predetermined timing, the first power MOSFET (1) is temporarily placed in an on state for a predetermined time period synchronized with that predetermined timing. On the other hand, when the second power MOSFET (2) is turned off and then the first power MOSFET (1) is turned on after that according to predetermined timing, the second power MOSFET (2) is temporarily placed in an on state for a predetermined time period synchronized with that predetermined timing.
    • 在具有串联连接的MOS晶体管的电路中,在抑制MOS晶体管截止时的开关损耗的增加的同时,减小在关断期间发生的浪涌电压。 当第一功率MOSFET(1)关断,然后根据预定定时接通第二功率MOSFET(2)时,第一功率MOSFET(1)暂时处于接通状态一段预定时间段 与该预定定时。 另一方面,当第二功率MOSFET(2)关断,然后根据预定定时使第一功率MOSFET(1)导通时,第二功率MOSFET(2)暂时置于导通状态 与该预定定时同步的预定时间段。