专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100205329A1 FILE INPUT/OUTPUT METHOD 审中-公开
标题翻译：文件输入/输出方法
公开(公告)号：US20100205329A1
公开(公告)日：2010-08-12
申请号：US12538546
申请日：2009-08-10
申请人： Toshiyuki UKAI , Tsuyoshi TANAKA , Takashi YASUI
发明人： Toshiyuki UKAI , Tsuyoshi TANAKA , Takashi YASUI
IPC分类号： G06F13/00 , G06F12/00
CPC分类号： G06F3/061 , G06F3/0643 , G06F3/067
摘要： Provided is a computer system comprising a computer and a plurality of storage devices. The plurality of storage devices store divided data which is obtained by dividing data contained in a file which can be accesed by the computer. The computer holds configuration information of the processor included in the computer and configuration information of the file which is stored by dividing the file; divides an I/O request of the file into a plurality of I/O requests for the plurality of storage devices; determines whether a predetermined condition is satisfied or not; and assigns a plurality of I/O threads of a number determined based on a result of the determination to the divided plurality of I/O requests. The processor inputs/outputs the divided data of the file held in the plurality of storage devices by using the assigned the plurality of I/O threads.
摘要翻译：提供了一种包括计算机和多个存储设备的计算机系统。多个存储装置存储通过分割包含在可由计算机访问的文件中的数据而获得的分割数据。计算机保存包含在计算机中的处理器的配置信息和通过分割文件存储的文件的配置信息; 将所述文件的I / O请求划分成用于所述多个存储设备的多个I / O请求; 确定是否满足预定条件; 并且将基于确定结果确定的数量的多个I / O线程分配给分割的多个I / O请求。处理器通过使用分配的多个I / O线程来输入/输出保存在多个存储装置中的文件的分割数据。

2. 发明授权

US07506107B2 Shared memory multiprocessor system 失效
标题翻译：共享内存多处理器系统
公开(公告)号：US07506107B2
公开(公告)日：2009-03-17
申请号：US11434742
申请日：2006-05-17
申请人： Takashi Yasui , Shisei Fujiwara , Norihiko Murata
发明人： Takashi Yasui , Shisei Fujiwara , Norihiko Murata
IPC分类号： G06F13/38
CPC分类号： G06F15/16
摘要： In a shared memory multiprocessor system, data reading accesses and data write-back completion notifications are selected in synchronism with all of the nodes to order them. In each of the nodes, a subject address of ordered data reading access is compared with a subject address of ordered data write-back completion notification to detect a data reading operation of the same address which is passed by the completion of the data writing-back operation. Both a data reading sequence and a data writing-back sequence are determined. At this time, such a coherency response for prompting a re-reading operation of the data is transmitted to the node which transmitted the data reading access, so that coherency of the data is maintained.
摘要翻译：在共享存储器多处理器系统中，与所有节点同步地选择数据读取访问和数据写回完成通知以对它们进行排序。在每个节点中，将有序数据读取访问的主题地址与有序数据写回完成通知的主题地址进行比较，以检测通过完成数据写回传递的相同地址的数据读取操作操作。确定数据读取序列和数据写回序列。此时，用于提示数据的重新读取操作的这种一致性响应被发送到发送数据读取访问的节点，从而保持数据的一致性。

3. 发明授权

US5301338A System including central processing unit 失效
标题翻译：系统包括中央处理单元
公开(公告)号：US5301338A
公开(公告)日：1994-04-05
申请号：US568827
申请日：1990-08-17
申请人： Shinichi Yamaura , Takashi Yasui , Keiichi Yoshioka
发明人： Shinichi Yamaura , Takashi Yasui , Keiichi Yoshioka
IPC分类号： G06F7/50 , G06F7/00 , G06F7/507 , G06F9/302 , G06F9/305 , G06F9/308 , G06F12/00 , G06F12/04
CPC分类号： G06F9/30014 , G06F9/30018
摘要： A central processing unit includes a programmable logic array, a timing control unit, a predecoder, a data input/output part, and a processing part. The processing part carries out a predetermined operation on m-bit low-order data from among data which is composed of n bits and which is read out from a memory and m-bit high-order data from among the data composed of n bits, and outputs a carry signal when the predetermined operation on the m-bit low-order data results in a carry. When the operation code is a read modify write instruction and when the processing part outputs the carry signal, the programmable logic array controls the input/output part so that only the result of the predetermined operation on the m-bit low-order data is written into the memory.
摘要翻译：中央处理单元包括可编程逻辑阵列，定时控制单元，预解码器，数据输入/输出部分和处理部分。处理部分从由n位组成的数据和从n位组成的数据中从存储器读出的m位低位数据中的m位低位数据执行预定的操作，并且当对m位低位数据的预定操作导致进位时，输出进位信号。当操作代码是读修改写指令时，当处理部分输出进位信号时，可编程逻辑阵列控制输入/输出部分，使得仅对m位低位数据进行预定操作的结果被写入进入记忆。

4. 发明授权

US4922441A Gate array device having a memory cell/interconnection region 失效
标题翻译：具有存储单元/互连区域的门阵列器件
公开(公告)号：US4922441A
公开(公告)日：1990-05-01
申请号：US143715
申请日：1988-01-14
申请人： Toshihiro Tsukagoshi , Masanobu Fukushima , Keiichi Yoshioka , Takashi Yasui
发明人： Toshihiro Tsukagoshi , Masanobu Fukushima , Keiichi Yoshioka , Takashi Yasui
IPC分类号： G11C11/412 , G11C17/12 , H01L27/11 , H01L27/118 , H03K19/173 , G06F15/60
CPC分类号： H01L27/1104 , G11C11/412 , G11C17/12 , H01L27/11 , H01L27/1108 , H01L27/118 , H03K19/1735
摘要： A gate array device includes a plurality of basic cell regions spaced apart from one another to thereby define a plurality of intermediate regions therebetween. Each intermediate region may serve either as a memory or function cell region or as an interconnection region at least partly. The memory cell region may be selectively defined as a ROM or a RAM by metallization. A test mode or a normal operating mode may be set selectively in accordance with a control signal. When the normal operating mode is set, an input terminal is operatively connected to a memory circuit through a logic circuit; whereas, when the test mode is set, the input terminal is directly connected to the memory circuit while bypassing the logic circuit. Also provided is a memory cell structure which can be defined as a RAM memory cell or as a ROM memory cell storing a selected binary data by metallization.
摘要翻译：门阵列器件包括彼此间隔开的多个基本单元区域，从而在其间限定多个中间区域。每个中间区域可以至少部分地用作存储器或功能单元区域或者作为互连区域。可以通过金属化将存储单元区域选择性地定义为ROM或RAM。可以根据控制信号选择性地设置测试模式或正常操作模式。当正常操作模式被设置时，输入端通过逻辑电路可操作地连接到存储器电路; 而当设置测试模式时，输入端直接连接到存储器电路，同时旁路逻辑电路。还提供了一种存储单元结构，其可以被定义为RAM存储器单元或者通过金属化存储选择的二进制数据的ROM存储单元。

5. 发明授权

US4606578A Head-rest 失效
标题翻译：头枕
公开(公告)号：US4606578A
公开(公告)日：1986-08-19
申请号：US635821
申请日：1984-07-30
申请人： Takashi Yasui
发明人： Takashi Yasui
IPC分类号： A47C7/38 , B60N2/48
CPC分类号： B60N2/4817 , B60N2/4814 , B60N2/4838 , B60N2002/4894
摘要： A head-rest is disclosed in which the lower ends of the stays are fixed to a seat frame of a seat back and a head-rest body is mounted to these stays in a manner that it is free to move in a vertical direction so as to provide a deeper recessed cavity in the rear of the seat back.
摘要翻译：公开了一种头枕，其中支柱的下端固定到座椅靠背的座椅框架上，并且头枕主体以可垂直的方向自由移动的方式安装到这些支架上，以便以在座椅靠背的后部提供更深的凹陷腔。

6. 发明授权

US4568123A Head-rest vertical adjustment device 失效
标题翻译：头枕垂直调节装置
公开(公告)号：US4568123A
公开(公告)日：1986-02-04
申请号：US636286
申请日：1984-07-31
申请人： Takashi Yasui , Hideo Niibori
发明人： Takashi Yasui , Hideo Niibori
IPC分类号： A47C7/38 , B60N2/48 , A47C7/36 , A47C1/10
CPC分类号： B60N2/4814 , B60N2/4817 , B60N2/4823 , B60N2002/4897 , Y10T292/09 , Y10T403/599
摘要： A head-rest vertical adjustment device is disclosed which is provided with a lock mechanism to restrict the vertical movements of a head-rest stay in a guide cylinder into which the head-rest stay is inserted in a manner that it is free to move vertically. This lock mechanism comprises a lock spring of a wire material to be engaged into an engagement groove formed in the head-rest stay from a slit formed in the guide cylinder, and an operation lever to release the lock spring from its locked position. First ends of both the lock spring and operation lever are rotatably mounted onto the same projection provided in the guide cylinder and second ends of these two members are integrally connected to each other.
摘要翻译：公开了一种头枕式垂直调节装置，其具有锁定机构，用于限制在垂直方向上自由移动的头枕支架插入导向筒中的头枕支架的垂直运动。这种锁定机构包括：线材的锁定弹簧，该锁定弹簧将从形成在引导筒中的狭缝接合到形成在头枕支架中的接合槽中;以及操作杆，以将锁定弹簧从其锁定位置释放。锁定弹簧和操作杆的第一端可旋转地安装在设置在引导筒中的相同的突起上，并且这两个构件的第二端彼此一体地连接。

7. 发明申请

US20210132161A1 MAGNETIC FIELD MEASURING APPARATUS 有权
公开(公告)号：US20210132161A1
公开(公告)日：2021-05-06
申请号：US17077270
申请日：2020-10-22
申请人： Takashi YASUI
发明人： Takashi YASUI
IPC分类号： G01R33/035
摘要： A magnetic field measuring apparatus includes a digital FLL circuit. The digital FLL circuit includes a first amplifier configured to amplify voltage output by a superconducting quantum interference device in accordance with strength of a magnetic field strength, an AD converter configured to, convert analog signals to first digital values, an integrator configured to integrate the first digital values output by the AD converter, a DA converter configured to receive an integral value output by the integrator as a second digital value, convert the second digital value to voltage, and output the converted voltage, a signal switcher configured to connect an output of the first amplifier or an output of the DA converter to an input of the AD converter, and a storage unit configured to store a correction value that corrects the integral value received by the DA converter.

8. 发明申请

US20140040349A1 SERVER COMPUTER, SERVER COMPUTER SYSTEM, AND SERVER COMPUTER CONTROL METHOD 审中-公开
标题翻译：服务器计算机，服务器计算机系统和服务器计算机控制方法
公开(公告)号：US20140040349A1
公开(公告)日：2014-02-06
申请号：US14003115
申请日：2011-09-14
申请人： Hiroya Matsuba , Toshiyuki Ukai , Takashi Yasui
发明人： Hiroya Matsuba , Toshiyuki Ukai , Takashi Yasui
IPC分类号： H04L29/08
CPC分类号： H04L67/1097 , G06F11/2038 , G06F11/2046 , G06F2201/82
摘要： A server computer, upon receiving a signal for a write request to a storage device from a management computer, performs a provisional write, which is a write related to the write request signal, to a first storage part in the server computer, and sends a first notification signal indicating that the provisional write has been completed to the management computer. The management computer, upon receiving the first notification signal, transmits a second notification signal indicating that the management computer has received the first notification signal to the server computer. The server computer, upon receiving the second notification signal, performs write processing to the storage device. Thereby, a failure caused by dual execution of write processing to the disk is prevented when transferring processing from a main server to an auxiliary server in a case where the main server fails with regard to processing accompanying writing to the disk.
摘要翻译：服务器计算机在从管理计算机接收到对存储装置的写入请求的信号时，向服务器计算机的第一存储部件执行与写入请求信号相关的写入的临时写入，并发送指示临时写入已经完成的管理计算机的第一通知信号。管理计算机在接收到第一通知信号后，向管理计算机发送指示管理计算机已经接收到第一通知信号的第二通知信号。服务器计算机在接收到第二通知信号后，对存储装置进行写入处理。因此，在主服务器关于伴随写入盘的处理失败的情况下，从主服务器向辅助服务器传送处理时，防止了对盘执行写入处理造成的故障。

9. 发明授权

US08447997B2 Method for managing storage, program and system for the same 有权
标题翻译：用于管理存储，程序和系统的方法
公开(公告)号：US08447997B2
公开(公告)日：2013-05-21
申请号：US13211586
申请日：2011-08-17
申请人： Takashi Yasui , Masaaki Shimizu
发明人： Takashi Yasui , Masaaki Shimizu
IPC分类号： G06F9/30
CPC分类号： G06F3/0625 , G06F1/3221 , G06F1/3268 , G06F3/0634 , G06F3/0653 , G06F3/0689 , Y02D10/154
摘要： A system including plural storage devices provides a technique for controlling storage devices in which files are located by a file system, and turning on or off the storage devices based on prediction of the start or end of access to the files. A program that manages power to the storage devices and data access to the storage devices via the files includes means or functions for allocating a storage device as an area in which a file is located, for selecting a storage device in which a file is located, for predicting that access to a file is started for commanding turning on power to a storage device based on the prediction that access to a file is started, for predicting that access to a file terminates, and for commanding turning off power to a storage device based on the prediction that access to a file terminates.
摘要翻译：包括多个存储装置的系统提供了一种用于控制文件由文件系统定位的存储装置的技术，并且基于对文件的访问的开始或结束的预测来打开或关闭存储装置。管理存储设备的电力和经由文件对存储设备的数据访问的程序包括用于将存储设备分配为文件所在的区域的装置或功能，用于选择文件所在的存储设备，为了预测对文件的访问是基于对文件的访问的预测开始来指示对存储设备的电源的启动，用于预测对文件的访问终止，并且用于指示关闭对存储设备的电源根据对文件的访问终止的预测。

10. 发明申请

US20120084597A1 COMPUTER SYSTEM AND DATA PROCESSING METHOD FOR COMPUTER SYSTEM 失效
标题翻译：计算机系统和数据处理方法
公开(公告)号：US20120084597A1
公开(公告)日：2012-04-05
申请号：US13012094
申请日：2011-01-24
申请人： Takashi YASUI , Toshiyuki UKAI
发明人： Takashi YASUI , Toshiyuki UKAI
IPC分类号： G06F11/20
CPC分类号： G06F11/1482 , G06F11/20
摘要： A plurality of computers to execute jobs, a management computer to manage the execution of jobs and the disposition of data in the computers and a storage device storing data are interconnected via a network. The management program for the management computer divides the data into distributed data according to hint information and distributively disposes the distributed data and their replicas in memory storages allocated in memories of the computers. The computers execute the job using the distributed data allocated to their own memory. In the event of a fault in any of the computers, the management computer requests computers having the replicas of those distributed data disposed in the faulted computer to re-execute the job.
摘要翻译：用于执行作业的多个计算机，用于管理作业的执行的管理计算机和计算机中的数据的处理以及存储数据的存储设备经由网络互连。管理计算机的管理程序根据提示信息将数据划分为分布式数据，并将分布式数据及其副本分配到分配在计算机的存储器中的存储器中。计算机使用分配给自己的内存的分布式数据执行作业。在任何计算机发生故障的情况下，管理计算机请求具有布置在故障计算机中的分布式数据的副本的计算机重新执行该作业。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式