会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • DYNAMIC DIGITAL PRE-DISTORTION SYSTEM
    • 动态数字预失真系统
    • US20120300878A1
    • 2012-11-29
    • US13567724
    • 2012-08-06
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • H04L25/49
    • H04B1/62H03F1/3241H03F1/3247H03F1/3294H03F3/24H03F2200/336H03F2200/451H03F2201/3224H04B1/0475H04B17/13H04B2001/0425H04W52/52
    • A Dynamic Digital Pre-Distortion (DDPD) system is disclosed to rapidly correct power amplifier (PA) non-linearity and memory effects. To perform pre-distortion, a DDPD engine predistorts an input signal in order to cancel PA nonlinearities as the signal is amplified by the PA. The DDPD engine is implemented as a composite of one linear filter and N−1 high order term linear filters. The bank of linear filters have programmable complex coefficients. To compute the coefficients, samples from the transmit path and a feedback path are captured, and covariance matrices A and B are computed using optimized hardware. After the covariance matrices are computed, Gaussian elimination processing may be employed to compute the coefficients. Mathematical and hardware optimizations may be employed to simplify and reduce the number of multiplication operands and other operations, which can enable the DDPD system to fit within a single chip.
    • 公开了动态数字预失真(DDPD)系统来快速校正功率放大器(PA)的非线性和记忆效应。 为了执行预失真,DDPD引擎预失真输入信号,以便随着信号被PA放大而取消PA非线性。 DDPD引擎实现为一个线性滤波器和N-1个高阶项线性滤波器的组合。 线性滤波器组具有可编程的复系数。 为了计算系数,捕获来自发射路径和反馈路径的样本,并使用优化的硬件来计算协方差矩阵A和B. 在协方差矩阵被计算之后,可以采用高斯消去处理来计算系数。 可以采用数学和硬件优化来简化和减少乘法操作数和其他操作的数量,这可以使DDPD系统适合于单个芯片内。
    • 2. 发明授权
    • Dynamic digital pre-distortion system
    • 动态数字预失真系统
    • US08259843B2
    • 2012-09-04
    • US13198891
    • 2011-08-05
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • H04L27/00
    • H04B1/62H03F1/3241H03F1/3247H03F1/3294H03F3/24H03F2200/336H03F2200/451H03F2201/3224H04B1/0475H04B17/13H04B2001/0425H04W52/52
    • A Dynamic Digital Pre-Distortion (DDPD) system is disclosed to rapidly correct power amplifier (PA) non-linearity and memory effects. To perform pre-distortion, a DDPD engine predistorts an input signal in order to cancel PA nonlinearities as the signal is amplified by the PA. The DDPD engine is implemented as a composite of one linear filter and N−1 high order term linear filters. The bank of linear filters have programmable complex coefficients. To compute the coefficients, samples from the transmit path and a feedback path are captured, and covariance matrices A and B are computed using optimized hardware. After the covariance matrices are computed, Gaussian elimination processing may be employed to compute the coefficients. Mathematical and hardware optimizations may be employed to simplify and reduce the number of multiplication operands and other operations, which can enable the DDPD system to fit within a single chip.
    • 公开了动态数字预失真(DDPD)系统来快速校正功率放大器(PA)的非线性和记忆效应。 为了执行预失真,DDPD引擎预失真输入信号,以便随着信号被PA放大而取消PA非线性。 DDPD引擎实现为一个线性滤波器和N-1个高阶项线性滤波器的组合。 线性滤波器组具有可编程的复系数。 为了计算系数,捕获来自发射路径和反馈路径的样本,并使用优化的硬件来计算协方差矩阵A和B. 在协方差矩阵被计算之后,可以采用高斯消去处理来计算系数。 可以采用数学和硬件优化来简化和减少乘法操作数和其他操作的数量,这可以使DDPD系统适合于单个芯片内。
    • 3. 发明授权
    • Dynamic digital pre-distortion system
    • 动态数字预失真系统
    • US08005162B2
    • 2011-08-23
    • US11788451
    • 2007-04-20
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • H04K1/02H04L25/03H04L25/49
    • H04B1/62H03F1/3241H03F1/3247H03F1/3294H03F3/24H03F2200/336H03F2200/451H03F2201/3224H04B1/0475H04B17/13H04B2001/0425H04W52/52
    • A Dynamic Digital Pre-Distortion (DDPD) system is disclosed to rapidly correct power amplifier (PA) non-linearity and memory effects. To perform pre-distortion, a DDPD engine predistorts an input signal in order to cancel PA nonlinearities as the signal is amplified by the PA. The DDPD engine is implemented as a composite of one linear filter and N−1 high order term linear filters. The bank of linear filters have programmable complex coefficients. To compute the coefficients, samples from the transmit path and a feedback path are captured, and covariance matrices A and B are computed using optimized hardware. After the covariance matrices are computed, Gaussian elimination processing may be employed to compute the coefficients. Mathematical and hardware optimizations may be employed to simplify and reduce the number of multiplication operands and other operations, which can enable the DDPD system to fit within a single chip.
    • 公开了动态数字预失真(DDPD)系统来快速校正功率放大器(PA)的非线性和记忆效应。 为了执行预失真,DDPD引擎预失真输入信号,以便随着信号被PA放大而取消PA非线性。 DDPD引擎实现为一个线性滤波器和N-1个高阶项线性滤波器的组合。 线性滤波器组具有可编程的复系数。 为了计算系数,捕获来自发射路径和反馈路径的样本,并使用优化的硬件来计算协方差矩阵A和B. 在协方差矩阵被计算之后,可以采用高斯消去处理来计算系数。 可以采用数学和硬件优化来简化和减少乘法操作数和其他操作的数量,这可以使DDPD系统适合于单个芯片内。
    • 4. 发明授权
    • Dynamic digital pre-distortion system
    • 动态数字预失真系统
    • US08588332B2
    • 2013-11-19
    • US13567724
    • 2012-08-06
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • H04K1/02H04L25/03H04L25/49
    • H04B1/62H03F1/3241H03F1/3247H03F1/3294H03F3/24H03F2200/336H03F2200/451H03F2201/3224H04B1/0475H04B17/13H04B2001/0425H04W52/52
    • A Dynamic Digital Pre-Distortion (DDPD) system is disclosed to rapidly correct power amplifier (PA) non-linearity and memory effects. To perform pre-distortion, a DDPD engine predistorts an input signal in order to cancel PA nonlinearities as the signal is amplified by the PA. The DDPD engine is implemented as a composite of one linear filter and N−1 high order term linear filters. The bank of linear filters have programmable complex coefficients. To compute the coefficients, samples from the transmit path and a feedback path are captured, and covariance matrices A and B are computed using optimized hardware. After the covariance matrices are computed, Gaussian elimination processing may be employed to compute the coefficients. Mathematical and hardware optimizations may be employed to simplify and reduce the number of multiplication operands and other operations, which can enable the DDPD system to fit within a single chip.
    • 公开了动态数字预失真(DDPD)系统来快速校正功率放大器(PA)的非线性和记忆效应。 为了执行预失真,DDPD引擎预失真输入信号,以便随着信号被PA放大而取消PA非线性。 DDPD引擎实现为一个线性滤波器和N-1个高阶项线性滤波器的组合。 线性滤波器组具有可编程的复系数。 为了计算系数,捕获来自发射路径和反馈路径的样本,并使用优化的硬件来计算协方差矩阵A和B. 在协方差矩阵被计算之后,可以采用高斯消去处理来计算系数。 可以采用数学和硬件优化来简化和减少乘法操作数和其他操作的数量,这可以使DDPD系统适合于单个芯片内。
    • 6. 发明申请
    • Dynamic digital pre-distortion system
    • 动态数字预失真系统
    • US20080260066A1
    • 2008-10-23
    • US11788451
    • 2007-04-20
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • Khiem V. CaiDavid B. RutanAhmad KhanifarArmando C. Cova
    • H04L25/49
    • H04B1/62H03F1/3241H03F1/3247H03F1/3294H03F3/24H03F2200/336H03F2200/451H03F2201/3224H04B1/0475H04B17/13H04B2001/0425H04W52/52
    • A Dynamic Digital Pre-Distortion (DDPD) system is disclosed to rapidly correct power amplifier (PA) non-linearity and memory effects. To perform pre-distortion, a DDPD engine predistorts an input signal in order to cancel PA nonlinearities as the signal is amplified by the PA. The DDPD engine is implemented as a composite of one linear filter and N-1 high order term linear filters. The bank of linear filters have programmable complex coefficients. To compute the coefficients, samples from the transmit path and a feedback path are captured, and covariance matrices A and B are computed using optimized hardware. After the covariance matrices are computed, Gaussian elimination processing may be employed to compute the coefficients. Mathematical and hardware optimizations may be employed to simplify and reduce the number of multiplication operands and other operations, which can enable the DDPD system to fit within a single chip.
    • 公开了动态数字预失真(DDPD)系统来快速校正功率放大器(PA)的非线性和记忆效应。 为了执行预失真,DDPD引擎预失真输入信号,以便随着信号被PA放大而取消PA非线性。 DDPD引擎实现为一个线性滤波器和N-1个高阶项线性滤波器的组合。 线性滤波器组具有可编程的复系数。 为了计算系数,捕获来自发射路径和反馈路径的样本,并使用优化的硬件来计算协方差矩阵A和B. 在协方差矩阵被计算之后,可以采用高斯消去处理来计算系数。 可以采用数学和硬件优化来简化和减少乘法操作数和其他操作的数量,这可以使DDPD系统适合于单个芯片内。