专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09177641B2 Memory device 有权
标题翻译：内存设备
公开(公告)号：US09177641B2
公开(公告)日：2015-11-03
申请号：US14018306
申请日：2013-09-04
申请人： Masahiro Takahashi , Tsuneo Inaba , Dong Keun Kim , Ji Wang Lee
发明人： Masahiro Takahashi , Tsuneo Inaba , Dong Keun Kim , Ji Wang Lee
IPC分类号： G11C13/00 , G11C11/16
CPC分类号： G11C13/004 , G11C11/1673 , G11C2013/0054 , G11C2213/79
摘要： According to one embodiment, a memory device includes a memory cell, a sense amplifier, and a resistor. The sense amplifier includes a first input and a second input, outputs a signal in accordance with a difference between the first and second inputs, and is selectively coupled at a second input to the memory cell. The resistor is in a first path between the first input of the sense amplifier and a ground node.
摘要翻译：根据一个实施例，存储器件包括存储单元，读出放大器和电阻器。读出放大器包括第一输入和第二输入，根据第一和第二输入之间的差输出信号，并且在第二输入端选择性地耦合到存储单元。电阻器位于读出放大器的第一输入端和接地节点之间的第一路径中。

2. 发明授权

US09741434B2 Resistance change memory 有权
公开(公告)号：US09741434B2
公开(公告)日：2017-08-22
申请号：US14018287
申请日：2013-09-04
申请人： Akira Katayama , Masahiro Takahashi , Tsuneo Inaba , Hyuck Sang Yim , Dong Keun Kim , Byoung Chan Oh , Ji Wang Lee
发明人： Akira Katayama , Masahiro Takahashi , Tsuneo Inaba , Hyuck Sang Yim , Dong Keun Kim , Byoung Chan Oh , Ji Wang Lee
IPC分类号： G11C5/06 , G11C13/00 , G11C11/16
CPC分类号： G11C13/004 , G11C5/06 , G11C11/16 , G11C11/161 , G11C11/1659 , G11C11/1673 , G11C2013/0054
摘要： According to one embodiment, a memory includes a memory cell array including blocks arranged in a column direction, first and second main global conductive lines each extending from a first end to a second end of the memory cell array in the column direction, a first resistance change element connected between the first and second main global conductive lines inside the memory cell array, a first reference global conductive line extending from the first end to the second end of the memory cell array in the column direction, and a second resistance change element connected to the reference global conductive line outside the memory cell array.

3. 发明授权

US08947920B2 Memory device 有权
标题翻译：内存设备
公开(公告)号：US08947920B2
公开(公告)日：2015-02-03
申请号：US14018148
申请日：2013-09-04
申请人： Masahiro Takahashi , Tsuneo Inaba , Dong Keun Kim , Ji Wang Lee
发明人： Masahiro Takahashi , Tsuneo Inaba , Dong Keun Kim , Ji Wang Lee
IPC分类号： G11C11/00 , G11C11/16
CPC分类号： G11C11/1673 , G11C11/161 , G11C11/1659
摘要： According to one embodiment, a memory device includes a memory cell, a sense amplifier, unit structures and a reference signal generator. Each structure includes a first end, a first transistor, a first local line, a variable resistance element, a second transistor, a second local line, and a third transistor coupled in series. The reference signal generator includes first to fourth global lines, and first and second ones of the unit structures. The first unit structure is coupled at the first end to the first global line and coupled at the second end to the third global line. The second unit structure is coupled at the first end to the fourth global line and coupled at the second end to the second global line.
摘要翻译：根据一个实施例，存储器件包括存储器单元，读出放大器，单元结构和参考信号发生器。每个结构包括第一端，第一晶体管，第一局部线，可变电阻元件，第二晶体管，第二本地线和串联耦合的第三晶体管。参考信号发生器包括第一至第四全局线，以及第一和第二单元结构。第一单元结构在第一端耦合到第一全局线并且在第二端耦合到第三全局线。第二单元结构在第一端耦合到第四全局线并且在第二端耦合到第二全局线。

4. 发明授权

US09183951B2 Resistance change memory and test method of the same 有权
标题翻译：电阻变化记忆和测试方法相同
公开(公告)号：US09183951B2
公开(公告)日：2015-11-10
申请号：US14201534
申请日：2014-03-07
申请人： Tsuneo Inaba , Dong Keun Kim
发明人： Tsuneo Inaba , Dong Keun Kim
IPC分类号： G11C13/00 , G11C29/12 , G11C8/08 , G11C29/06 , G11C29/50 , G11C11/16
CPC分类号： G11C29/12005 , G11C8/08 , G11C11/16 , G11C11/1675 , G11C13/0004 , G11C13/0069 , G11C29/06 , G11C29/50008 , G11C2013/009 , G11C2029/1202
摘要： According to one embodiment, a resistance change memory includes a memory cell array, an address counter, a word line driver, a power supply circuit, and a write driver. Memory cells include resistive storage elements and cell transistors. The power supply circuit generates a stress voltage different from a power supply voltage used to write data into the memory cells in a normal operation. The write driver applies the stress voltage across first bit and source lines to pass a stress current through the memory cell selected by a first word line. The write driver applies the stress voltage across second bit and source lines to pass the stress current through the memory cell selected by a second word line.
摘要翻译：根据一个实施例，电阻变化存储器包括存储单元阵列，地址计数器，字线驱动器，电源电路和写入驱动器。存储单元包括电阻存储元件和单元晶体管。电源电路产生与用于在正常操作中将数据写入存储单元的电源电压不同的应力电压。写驱动器将应力电压施加在第一位和源极线之间以将应力电流传递通过由第一字线选择的存储单元。写驱动器将应力电压施加在第二位和源极线之间，以使应力电流通过由第二字线选择的存储单元。

5. 发明授权

US09336871B2 Resistance change memory 有权
公开(公告)号：US09336871B2
公开(公告)日：2016-05-10
申请号：US14811237
申请日：2015-07-28
申请人： Masahiro Takahashi , Dong Keun Kim , Hyuck Sang Yim
发明人： Masahiro Takahashi , Dong Keun Kim , Hyuck Sang Yim
IPC分类号： G11C7/00 , G11C13/00 , G11C11/16
CPC分类号： G11C13/003 , G11C11/1659 , G11C11/1673 , G11C13/0004 , G11C13/0007 , G11C13/004 , G11C2013/0054
摘要： According to one embodiment, a resistance change memory includes the following configuration. A first inverter includes first input and first output terminals and first and second voltage terminals. A second inverter includes second input and second output terminals and third and fourth voltage terminals. The second input terminal is connected to the first output terminal. The second output terminal is connected to the first input terminal. First and second transistors are connected to the first and second output terminals, respectively. Third and fourth transistors are connected to the first and third voltage terminals, respectively. A fifth transistor is connected between the first voltage terminal and the first memory cell. A sixth transistor is connected to the third voltage terminal. A controller turns on the first and second transistors, after turning off the fifth and sixth transistors.

6. 发明授权

US09001559B2 Resistance change memory 有权
标题翻译：电阻变化记忆
公开(公告)号：US09001559B2
公开(公告)日：2015-04-07
申请号：US14018242
申请日：2013-09-04
申请人： Masahiro Takahashi , Akira Katayama , Dong Keun Kim , Byoung Chan Oh
发明人： Masahiro Takahashi , Akira Katayama , Dong Keun Kim , Byoung Chan Oh
IPC分类号： G11C13/00
CPC分类号： G11C13/004 , G11C11/1673 , G11C11/1693 , G11C13/00 , G11C13/0026 , G11C13/0061 , G11C2013/0045 , G11C2013/0054 , G11C2213/79
摘要： According to one embodiment, a resistance change memory includes a memory cell, a sense amplifier and a global bit line. The memory cell is disposed at a location where a local bit line and a word line intersect each other. The memory cell is connected to both the local bit line and the word line. The sense amplifier reads data stored on the memory cell by supplying a read current to the memory cell. The global bit line is connected between the local bit line and the sense amplifier. The global bit line feeds the read current supplied by the sense amplifier to the local bit line. The sense amplifier charges the global bit line, before the local bit line and the global bit line are connected to each other.
摘要翻译：根据一个实施例，电阻变化存储器包括存储单元，读出放大器和全局位线。存储单元设置在局部位线和字线相交的位置。存储单元连接到本地位线和字线。读出放大器通过向存储单元提供读取电流来读取存储在存储单元上的数据。全局位线连接在本地位线和读出放大器之间。全局位线将由读出放大器提供的读取电流馈送到本地位线。在本地位线和全局位线彼此连接之前，读出放大器对全局位线进行充电。

7. 发明授权

US09484091B2 Resistance change memory 有权
公开(公告)号：US09484091B2
公开(公告)日：2016-11-01
申请号：US14636740
申请日：2015-03-03
申请人： Masahiro Takahashi , Akira Katayama , Dong Keun Kim , Byoung Chan Oh
发明人： Masahiro Takahashi , Akira Katayama , Dong Keun Kim , Byoung Chan Oh
IPC分类号： G11C11/16 , G11C13/00
CPC分类号： G11C13/004 , G11C11/1673 , G11C11/1693 , G11C13/00 , G11C13/0026 , G11C13/0061 , G11C2013/0045 , G11C2013/0054 , G11C2213/79
摘要： According to one embodiment, a resistance change memory includes a memory cell, a sense amplifier and a global bit line. The memory cell is disposed at a location where a local bit line and a word line intersect each other. The memory cell is connected to both the local bit line and the word line. The sense amplifier reads data stored on the memory cell by supplying a read current to the memory cell. The global bit line is connected between the local bit line and the sense amplifier. The global bit line feeds the read current supplied by the sense amplifier to the local bit line. The sense amplifier charges the global bit line, before the local bit line and the global bit line are connected to each other.

8. 发明授权

US09123412B2 Resistance change memory 有权
标题翻译：电阻变化记忆
公开(公告)号：US09123412B2
公开(公告)日：2015-09-01
申请号：US14018011
申请日：2013-09-04
申请人： Masahiro Takahashi , Dong Keun Kim , Hyuck Sang Yim
发明人： Masahiro Takahashi , Dong Keun Kim , Hyuck Sang Yim
IPC分类号： G11C11/00 , G11C13/00
CPC分类号： G11C13/003 , G11C11/1659 , G11C11/1673 , G11C13/0004 , G11C13/0007 , G11C13/004 , G11C2013/0054
摘要： According to one embodiment, a resistance change memory includes the following configuration. A first inverter includes first input and first output terminals and first and second voltage terminals. A second inverter includes second input and second output terminals and third and fourth voltage terminals. The second input terminal is connected to the first output terminal. The second output terminal is connected to the first input terminal. First and second transistors are connected to the first and second output terminals, respectively. Third and fourth transistors are connected to the first and third voltage terminals, respectively. A fifth transistor is connected between the first voltage terminal and the first memory cell. A sixth transistor is connected to the third voltage terminal. A controller turns on the first and second transistors, after turning off the fifth and sixth transistors.
摘要翻译：根据一个实施例，电阻变化存储器包括以下配置。第一反相器包括第一输入端和第一输出端以及第一和第二电压端。第二反相器包括第二输入端和第二输出端以及第三和第四电压端。第二输入端子连接到第一输出端子。第二输出端子连接到第一输入端子。第一和第二晶体管分别连接到第一和第二输出端子。第三和第四晶体管分别连接到第一和第三电压端子。第五晶体管连接在第一电压端和第一存储单元之间。第六晶体管连接到第三电压端子。在关闭第五和第六晶体管之后，控制器接通第一和第二晶体管。

9. 发明授权

US09054680B2 Methods of controlling clocks in system on chip including function blocks, systems on chips and semiconductor systems including the same 有权
公开(公告)号：US09054680B2
公开(公告)日：2015-06-09
申请号：US14559131
申请日：2014-12-03
申请人： Dong Keun Kim , Sun Cheol Kwon , Si Young Kim , Jae Gon Lee , Jung Hun Heo
发明人： Dong Keun Kim , Sun Cheol Kwon , Si Young Kim , Jae Gon Lee , Jung Hun Heo
IPC分类号： H03K3/00 , H03K5/04
CPC分类号： H03K5/04 , G06F1/08 , G06F1/324 , H03K19/0016 , H03K21/00 , H03K21/10 , Y02D10/126 , Y02D50/20
摘要： A system-on-chip includes a clock controller configured to decrease an operating frequency of at least one function block based on a change in an operating state of the at least one function block from an active state to an idle state. In a method of operating a system-on-chip including at least one function block, an operating frequency of the at least one function block is decreased based on a change in an operating state of the at least one function block from an active state to an idle state. The decreased operating frequency is greater than zero.

10. 发明申请

US20090251983A1 SEMICONDUCTOR MEMORY APPARATUS CAPABLE OF REDUCING GROUND NOISE 有权
标题翻译：可减少接地噪声的半导体存储器
公开(公告)号：US20090251983A1
公开(公告)日：2009-10-08
申请号：US12359606
申请日：2009-01-26
申请人： Dong Keun Kim , Chae Kyu Jang
发明人： Dong Keun Kim , Chae Kyu Jang
IPC分类号： G11C5/14 , G11C8/00 , G11C7/00
CPC分类号： G11C5/14 , G11C7/02
摘要： An apparatus includes a plurality of first driving signal driving units, and generates a first driving signal by driving an input signal, a plurality of second driving signal driving units, each of which drives an input signal and generates a second driving signal, a timing control unit that controls each of the first driving signal driving units such that a predetermined time difference is generated between an enable timing of the first driving signal and an enable timing of the second driving signal, a plurality of sense amplifier driving units, each of which generates a first driving level and a second driving level according to the first driving signal and the second driving signal, and a plurality of sense amplifiers that are provided for respective bit line pairs, and each include first type switching elements operating according to the first driving level and second type switching elements operating according to the second driving level.
摘要翻译：一种装置包括多个第一驱动信号驱动单元，并且通过驱动输入信号产生第一驱动信号;多个第二驱动信号驱动单元，其驱动输入信号并产生第二驱动信号;定时控制控制每个第一驱动信号驱动单元的单元，使得在第一驱动信号的使能定时和第二驱动信号的使能定时之间产生预定时间差;多个读出放大器驱动单元，其生成根据第一驱动信号和第二驱动信号的第一驱动电平和第二驱动电平以及针对各个位线对设置的多个读出放大器，并且各自包括根据第一驱动电平工作的第一类型的开关元件以及根据第二驱动电平工作的第二类型的开关元件。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式