会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Diffraction order controlled overlay metrology
    • 衍射顺序控制重叠度量
    • US20060197951A1
    • 2006-09-07
    • US11363755
    • 2006-02-27
    • Aviv FrommerVladimir LevinskiMark SmithJeffrey ByersChris MackMichael Adel
    • Aviv FrommerVladimir LevinskiMark SmithJeffrey ByersChris MackMichael Adel
    • G01B11/00
    • G03F9/7049G03F7/70633G03F9/7088
    • In one embodiment, a system for imaging an acquisition target or an overlay or alignment semiconductor target is disclosed. The system includes a beam generator for directing at least one incident beam having a wavelength λ towards a periodic target having structures with a specific pitch p. A plurality of output beams are scattered from the periodic target in response to the at least one incident beam. The system further includes an imaging lens system for passing only a first and a second output beam from the target. The imaging system is adapted such that the angular separation between the captured beams, λ, and the pitch are selected to cause the first and second output beams to form a sinusoidal image. The system also includes a sensor for imaging the sinusoidal image or images, and a controller for causing the beam generator to direct the at least one incident beam towards the periodic target or targets, and for analyzing the sinusoidal image or images. In one application the detector detects a sinusoidal image of an acquisition target with the same pitch as the designed target and the controller analyzes the pitch of the sinusoidal image compared to design data to determine whether the target has been successfully acquired. In a second application a first and second periodic target that each have a specific pitch p are imaged so that the detector detects a first sinusoidal image of the first target and a second sinusoidal image of the second target and the controller analyzes the first and second sinusoidal image to determine whether the first and second targets have an overlay or alignment error.
    • 在一个实施例中,公开了一种用于对采集目标或覆盖或对准半导体目标进行成像的系统。 该系统包括用于将具有波长λ的至少一个入射光束朝向具有特定间距p的结构的周期性目标引导的光束发生器。 响应于至少一个入射光束,多个输出光束从周期性靶标散射。 该系统还包括用于仅从目标通过第一和第二输出光束的成像透镜系统。 成像系统被适配成使得捕获的光束λ和间距之间的角度间隔被选择为使得第一和第二输出光束形成正弦图像。 该系统还包括用于对正弦图像或图像进行成像的传感器,以及控制器,用于使光束发生器将至少一个入射光束引向周期性目标或目标,并用于分析正弦图像或图像。 在一个应用中,检测器以与设计目标相同的间距检测采集目标的正弦图像,并且控制器分析与设计数据相比的正弦图像的间距,以确定目标是否已被成功获取。 在第二应用中,每个具有特定间距p的第一和第二周期性目标成像,使得检测器检测第一目标的第一正弦图像和第二目标的第二正弦图像,并且控制器分析第一和第二正弦曲线 图像以确定第一和第二目标是否具有覆盖或对齐错误。
    • 3. 发明授权
    • Overlay metrology using the near infra-red spectral range
    • 使用近红外光谱范围覆盖测量
    • US07684039B2
    • 2010-03-23
    • US11557880
    • 2006-11-08
    • Michael AdelAviv Frommer
    • Michael AdelAviv Frommer
    • G01B11/00
    • G01N21/956G01N2021/213G03F7/70633
    • A method and tool for conducting NIR overlay metrology is disclosed. Such methods involve generating a filtered illumination beam including NIR radiation and directing that illumination beam onto an overlay target to produce an optical signal that is detected and used to generate overlay metrology measurements. The method is particularly suited to substrate applications having layers of opaque material that are transmissive in the NIR range (e.g., amorphous carbon) and where NIR imaging is used to obtain overlay measurements. A tool implementation includes a means for generating a filtered illumination beam extending into the NIR range and a detector for receiving NIR signal from an NIR illuminated target and a computer for processing the signal data to obtain overlay metrology measurements.
    • 公开了一种用于进行NIR重叠测量的方法和工具。 这样的方法涉及生成包括NIR辐射的滤波照明光束并将照明光束引导到覆盖目标上以产生被检测并用于生成覆盖度量测量的光信号。 该方法特别适用于具有在NIR范围(例如无定形碳)中透射的不透明材料层的衬底应用,并且其中使用NIR成像来获得覆盖测量。 工具实现包括用于生成延伸到NIR范围内的滤波照明光束的装置和用于从NIR照明目标接收NIR信号的检测器和用于处理信号数据以获得覆盖度量测量的计算机。
    • 4. 发明申请
    • OVERLAY METROLOGY USING THE NEAR INFRA-RED SPECTRAL RANGE
    • 使用近红外光谱范围的覆盖度量
    • US20070187606A1
    • 2007-08-16
    • US11557880
    • 2006-11-08
    • Michael AdelAviv Frommer
    • Michael AdelAviv Frommer
    • G01N21/35
    • G01N21/956G01N2021/213G03F7/70633
    • A method and tool for conducting NIR overlay metrology is disclosed. Such methods involve generating a filtered illumination beam including NIR radiation and directing that illumination beam onto an overlay target to produce an optical signal that is detected and used to generate overlay metrology measurements. The method is particularly suited to substrate applications having layers of opaque material that are transmissive in the NIR range (e.g., amorphous carbon) and where NIR imaging is used to obtain overlay measurements. A tool implementation includes a means for generating a filtered illumination beam extending into the NIR range and a detector for receiving NIR signal from an NIR illuminated target and a computer for processing the signal data to obtain overlay metrology measurements.
    • 公开了一种用于进行NIR重叠测量的方法和工具。 这样的方法涉及生成包括NIR辐射的滤波照明光束并将照明光束引导到覆盖目标上以产生被检测并用于生成覆盖度量测量的光信号。 该方法特别适用于具有在NIR范围(例如无定形碳)中透射的不透明材料层的衬底应用,并且其中使用NIR成像来获得覆盖测量。 工具实现包括用于生成延伸到NIR范围内的滤波照明光束的装置和用于从NIR照明目标接收NIR信号的检测器和用于处理信号数据以获得覆盖度量测量的计算机。
    • 5. 发明授权
    • Fast wavelength-selective switch elements and switch matrices
    • 快速波长选择开关元件和开关矩阵
    • US06904189B2
    • 2005-06-07
    • US10079522
    • 2002-02-22
    • Aviv FrommerBen-Zion Kopelovitz
    • Aviv FrommerBen-Zion Kopelovitz
    • G02B6/35G02F1/313G02B6/00G02B6/26
    • G02F1/3137G02B6/3546G02B6/3592G02F1/3136G02F2203/055G02F2203/07
    • Ultra fast, compact wavelength-selective 2×2 optical switches based on polarization splitters and preferably electro-optical polarization converters, and switch matrices based on such switches. The switches and switch matrices are preferably implemented on electro-optical substrates using planar light-wave circuit technology. Switch designs include switches comprised of two polarization splitters and two polarization converters, and a switch comprised of one polarization splitter and two polarization converters. In a preferred embodiment, a switch comprises a TE-barring polarization splitter, a TM-barring polarization splitter, and two electro-optical wavelength-selective polarization converters connected in parallel between the TE- and TM-barring polarization splitters, and is implemented on an electro-optical substrate such as InP, GaAs, LiNbO3 or LiTaO3 using planar lightwave circuit technology. A preferred embodiment of a switch matrix for connecting i optical inputs to i monitoring outputs and to j optical outputs comprises a plurality of i×j wavelength-selective 2×2 optical switches arranged in i rows and j columns, each optical switch including a TE-barring polarization splitter, a TM-barring polarization splitter, and two wavelength-selective polarization converters connected in parallel between the TE- and TM-barring polarization splitters. The switch matrix is also preferably implemented using planar lightwave circuit technology.
    • 基于极化分离器,优选电光偏振转换器的超快速,紧凑的波长选择性2x2光开关以及基于这种开关的开关矩阵。 开关和开关矩阵优选地使用平面光波电路技术在电光基板上实现。 开关设计包括由两个偏振分离器和两个偏振转换器组成的开关,以及包括一个偏振分离器和两个偏振转换器的开关。 在一个优选实施例中,开关包括TE限制性偏振分离器,TM-限制偏振分离器和两个并联在TE-和TM-限制极化分离器之间的电光波长选择性偏振转换器,并且被实现在 使用平面光波电路技术的诸如InP,GaAs,LiNbO 3或LiTaO 3 3的电光基板。 用于将i个光输入连接到i个监控输出和j个光输出的开关矩阵的优选实施例包括以i行和j列布置的多个ixj波长选择性2×2光开关,每个光开关包括一个TE限制性偏振分离器 ,TM-限制性偏振分离器和两个波长选择性偏振转换器并联连接在TE-和TM-限制极化分离器之间。 开关矩阵也优选地使用平面光波电路技术实现。
    • 8. 发明授权
    • MOSFET substrate current logic
    • MOSFET衬底电流逻辑
    • US5939899A
    • 1999-08-17
    • US842123
    • 1997-04-23
    • Aviv FrommerMark R. Pinto
    • Aviv FrommerMark R. Pinto
    • H03K19/0944H03K19/094H03K19/20
    • H03K19/0944
    • Logic devices of the present invention have one or more MOSFETs that are configured to operate in logic circuits, where voltages applied to the source and drain of each MOSFET are treated as logic inputs to the circuit and the resulting substrate current is treated as the logic output of the circuit. In one implementation, a MOSFET is configured in a circuit to operate as an XOR gate where a load resistor between the substrate and ground converts the substrate current into an output voltage. A sample-and-hold circuit samples and holds the output voltage to isolate the XOR gate thereby allowing DC power dissipation to be reduced. In another implementation, three MOSFETs are configured to operate as an "ORNAND" logic device that performs the logical addition of the OR function and the NAND function.
    • 本发明的逻辑器件具有被配置为在逻辑电路中操作的一个或多个MOSFET,其中施加到每个MOSFET的源极和漏极的电压被视为电路的逻辑输入,并且所得到的衬底电流被视为逻辑输出 的电路。 在一个实现中,MOSFET被配置在电路中以用作XOR门,其中衬底和地之间的负载电阻将衬底电流转换成输出电压。 采样保持电路采样并保持输出电压以隔离异或门,从而可以降低直流功耗。 在另一实现中,三个MOSFET被配置为作为执行OR功能和NAND功能的逻辑加法的“ORNAND”逻辑器件。