专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090176346A1 Monitor pattern of semiconductor device and method of manufacturing semiconductor device 有权
标题翻译：半导体器件的监视器模式及制造半导体器件的方法
公开(公告)号：US20090176346A1
公开(公告)日：2009-07-09
申请号：US12379967
申请日：2009-03-05
申请人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
发明人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
IPC分类号： H01L21/70 , H01L23/58
CPC分类号： H01L22/34 , H01L2924/0002 , H01L2924/00
摘要： A plurality of diffused resistors and a plurality of wirings (resistive elements) are alternately disposed along a virtual line, and those diffused resistors and wirings are connected in series by contact vias. In the same wiring layer as that of the wirings, a dummy pattern is formed so as to surround a formation region of the wirings and the diffused resistors. A space between the dummy pattern and the wirings is set in accordance with, for example, a minimum space between wirings in a chip formation portion.
摘要翻译：多个扩散电阻器和多个布线（电阻元件）沿虚拟线交替布置，并且这些扩散电阻器和布线通过接触通孔串联连接。在与布线的布线层相同的布线层中，形成虚线图案以围绕布线的形成区域和扩散电阻器。虚设图案和布线之间的空间根据例如芯片形成部分中的布线之间的最小间隔来设定。

2. 发明授权

US06992327B2 Monitor pattern of semiconductor device and method of manufacturing semiconductor device 有权
公开(公告)号：US06992327B2
公开(公告)日：2006-01-31
申请号：US10447956
申请日：2003-05-30
申请人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
发明人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
IPC分类号： H01L23/58
CPC分类号： H01L22/34 , H01L2924/0002 , H01L2924/00
摘要： A plurality of diffused resistors and a plurality of wirings (resistive elements) are alternately disposed along a virtual line, and those diffused resistors and wirings are connected in series by contact vias. In the same wiring layer as that of the wirings, a dummy pattern is formed so as to surround a formation region of the wirings and the diffused resistors. A space between the dummy pattern and the wirings is set in accordance with, for example, a minimum space between wirings in a chip formation portion.

3. 发明申请

US20060081842A1 Monitor pattern of semiconductor device and method of manufacturing semiconductor device 审中-公开
公开(公告)号：US20060081842A1
公开(公告)日：2006-04-20
申请号：US11273294
申请日：2005-11-15
申请人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
发明人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
IPC分类号： H01L23/58
CPC分类号： H01L22/34 , H01L2924/0002 , H01L2924/00
摘要： A plurality of diffused resistors and a plurality of wirings (resistive elements) are alternately disposed along a virtual line, and those diffused resistors and wirings are connected in series by contact vias. In the same wiring layer as that of the wirings, a dummy pattern is formed so as to surround a formation region of the wirings and the diffused resistors. A space between the dummy pattern and the wirings is set in accordance with, for example, a minimum space between wirings in a chip formation portion.

4. 发明授权

US07883982B2 Monitor pattern of semiconductor device and method of manufacturing semiconductor device 有权
标题翻译：半导体器件的监视器模式及制造半导体器件的方法
公开(公告)号：US07883982B2
公开(公告)日：2011-02-08
申请号：US12379967
申请日：2009-03-05
申请人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
发明人： Sachie Tone , Hiroyuki Uno , Naoki Tanahashi , Naoki Nishida
IPC分类号： H01L21/20
CPC分类号： H01L22/34 , H01L2924/0002 , H01L2924/00
摘要： A plurality of diffused resistors and a plurality of wirings (resistive elements) are alternately disposed along a virtual line, and those diffused resistors and wirings are connected in series by contact vias. In the same wiring layer as that of the wirings, a dummy pattern is formed so as to surround a formation region of the wirings and the diffused resistors. A space between the dummy pattern and the wirings is set in accordance with, for example, a minimum space between wirings in a chip formation portion.
摘要翻译：多个扩散电阻器和多个布线（电阻元件）沿虚拟线交替布置，并且这些扩散电阻器和布线通过接触通孔串联连接。在与布线的布线层相同的布线层中，形成虚线图案以围绕布线的形成区域和扩散电阻器。虚设图案和布线之间的空间根据例如芯片形成部分中的布线之间的最小间隔来设定。

5. 发明申请

US20110198117A1 LAMINATE AND PROCESS FOR PRODUCING THE LAMINATE 审中-公开
标题翻译：层压板和生产层压板的方法
公开(公告)号：US20110198117A1
公开(公告)日：2011-08-18
申请号：US13061034
申请日：2009-08-20
申请人： Mitsuhiro Watanabe , Hideo Honma , Mitsushi Tada , Takashi Iga , Naoki Tanahashi
发明人： Mitsuhiro Watanabe , Hideo Honma , Mitsushi Tada , Takashi Iga , Naoki Tanahashi
IPC分类号： H05K1/03 , B32B15/08 , C23C14/02 , B05D5/12 , H05K3/06
CPC分类号： H05K3/381 , H05K1/032 , H05K2201/0158 , Y10T428/31692
摘要： A laminate including a resin layer and a metal layer, the resin layer being obtained by modifying at least part of the surface of a resin film including a thermoplastic cyclic olefin resin by ionizing irradiation, and the metal layer being formed on the modified area of the surface of the resin film by plating, a method of producing the same, and an electronic circuit board including a circuit formed by etching the metal layer of the laminate by photolithography, are disclosed. The laminate ensures that the insulating resin layer (flat surface) exhibits high adhesion to the conductor layer.
摘要翻译：一种包括树脂层和金属层的层压体，所述树脂层是通过电离照射改性包括热塑性环烯烃树脂的树脂膜的表面的至少一部分而得到的，并且所述金属层形成在所述改性区域上公开了通过电镀的树脂膜的表面，其制造方法和包括通过光刻蚀刻层压体的金属层而形成的电路的电子电路板。层压体确保绝缘树脂层（平坦表面）对导体层具有高粘合性。

6. 发明申请

US20110042371A1 Dezincing Apparatus and Dezincing Method 审中-公开
标题翻译：消磁装置和消磁方法
公开(公告)号：US20110042371A1
公开(公告)日：2011-02-24
申请号：US12833412
申请日：2010-07-09
申请人： Shigeyuki Nakamura , Toshimitsu Fujiwara , Naoki Tanahashi , Takahiro Yamada
发明人： Shigeyuki Nakamura , Toshimitsu Fujiwara , Naoki Tanahashi , Takahiro Yamada
IPC分类号： H05B6/22
CPC分类号： H05B3/26 , C22B1/005 , C22B5/16 , C22B19/30 , H05B2203/014 , Y02P10/212
摘要： A dezincing apparatus according to the present invention is provided with an inductive heating container 50, inductive heating coils 60, 61, and a hollow pipe 70. The inductive heating container 50 has a feeding port into for feeding a scrap steel plate 41, and is an outer container of the dezincing apparatus 2. The inductive heating coils 60, 61 are wound around the outer periphery of the inductive heating container 50, and are connected to a high-frequency power supply. The hollow pipe 70 is a hollow rod body erected at the center of the inductive heating container 50, and is made of alloy steel. A reducing atmosphere is established in the container by the feeding of a carbon-containing material 42, or the like. Slits 71, 72, 73 for discharging zinc vapor or the like to the outside are formed in the hollow pipe 70.
摘要翻译：根据本发明的除火装置设有感应加热容器50，感应加热线圈60,61和中空管70。感应加热容器50具有用于供给废钢板41的进料口，并且是除磁装置2的外容器。感应加热线圈60,61缠绕在感应加热容器50的外周，并连接到高频电源。中空管70是在感应加热容器50的中心竖立的中空杆体，由合金钢制成。通过进料含碳材料42等在容器中形成还原气氛。在中空管70中形成用于将锌蒸气等排出到外部的狭缝71,72,73。

7. 发明授权

US07334769B2 Resin molding machine and member for resin molding machine having film in passive state 失效
标题翻译：树脂成型机和树脂成型机的构件，其具有被动状态的膜
公开(公告)号：US07334769B2
公开(公告)日：2008-02-26
申请号：US10547696
申请日：2004-02-26
申请人： Tadahiro Ohmi , Masafumi Kitano , Naoki Tanahashi
发明人： Tadahiro Ohmi , Masafumi Kitano , Naoki Tanahashi
IPC分类号： B29D11/00
CPC分类号： B29C33/56 , B29C33/38 , B29C45/37 , B29L2031/3475 , C23C8/10 , C23C8/14 , C23C8/18 , C23C30/00 , Y10S425/808
摘要： A member for a resin molding machine wherein it has a face contacting with a molten resin, and at least a part of the face is covered with a film of an oxide of a base material of the face or a component contained in the base material. The use of the member in the molding of a resin allows the prevention of the incorporation of a contaminant associated with the deterioration of a melt of the resin into a molded article from the resin.
摘要翻译：树脂成形机的构件，其具有与熔融树脂接触的面，并且所述面的至少一部分被所述面的基材的氧化物或所述基材中所含的成分的膜覆盖。在树脂成型中使用该部件允许防止与树脂熔融物的劣化相关联的污染物与树脂混入模制品中。

8. 发明授权

US5748514A Forward and inverse discrete cosine transform circuits 失效
标题翻译：正向和反向离散余弦变换电路
公开(公告)号：US5748514A
公开(公告)日：1998-05-05
申请号：US564480
申请日：1995-11-29
申请人： Shigeyuki Okada , Naoki Tanahashi , Hayato Nakashima
发明人： Shigeyuki Okada , Naoki Tanahashi , Hayato Nakashima
IPC分类号： H04N19/60 , G06F17/14 , G06T9/00 , H04N1/41 , H04N19/42 , H04N19/423 , H04N19/436 , H04N19/625 , H04N19/85 , H04N19/91
CPC分类号： G06F17/147 , G06T9/007
摘要： Discrete cosine transform circuits suitable for inverse discrete cosine transform (IDCT) or forward discrete cosine transform (FDCT) are disclosed. An IDCT circuit includes a group of multipliers and a group of adders/subtracters. The multipliers receive plural pieces of input data which are externally supplied in parallel. Each multiplier has a cosine constant to multiply to the received input data. The adders/subtracters receive multiplication results from the multipliers and perform addition/subtraction thereon to produce output data, which is the result of inverse discrete cosine transform of the input data. An FDCT circuit includes a group of input-stage adders/subtracters, a group of multipliers, and a group of output-stage adders. The input-stage adders/subtracters perform addition/subtraction on input data which are externally supplied in parallel. Computation results of the input-stage adders/subtracters is supplied to the multipliers. The output-stage adders receive multiplication results from the multipliers and produce output data, which is the result of forward discrete cosine transform of the input data. The discrete cosine transform circuits are particularly suitable for use in MPEG video encoders/decoders.
摘要翻译：公开了适用于逆离散余弦变换（IDCT）或前向离散余弦变换（FDCT）的离散余弦变换电路。 IDCT电路包括一组乘法器和一组加法器/减法器。乘法器接收外部并行提供的多个输入数据。每个乘法器具有乘法常数以乘以接收到的输入数据。加法器/减法器从乘法器接收乘法结果，并在其上执行加法/减法以产生输出数据，这是输入数据的反离散余弦变换的结果。 FDCT电路包括一组输入级加法器/减法器，一组乘法器和一组输出级加法器。输入级加法器/减法器对外部并行提供的输入数据执行加法/减法。输入级加法器/减法器的计算结果提供给乘法器。输出级加法器从乘法器接收乘法结果并产生输出数据，这是输入数据的前向离散余弦变换的结果。离散余弦变换电路特别适用于MPEG视频编码器/解码器。

9. 发明申请

US20120237684A1 METHOD OF MANUFACTURING A TRANSPARENT MEMBER AND PLASTIC MEMBER 审中-公开
标题翻译：制造透明会员和塑料会员的方法
公开(公告)号：US20120237684A1
公开(公告)日：2012-09-20
申请号：US13465665
申请日：2012-05-07
申请人： Tadahiro OHMI , Naoki Tanahashi , Keiichi Nii
发明人： Tadahiro OHMI , Naoki Tanahashi , Keiichi Nii
IPC分类号： B05D3/04
CPC分类号： C08J7/126 , C08J2365/00 , Y10T428/24612 , Y10T428/24628 , Y10T428/31504 , Y10T428/31855
摘要： A plastic member, for example, a hydrocarbon-based transparent polymer molded product is subjected to fluorination processing in a fluorine gas within a reaction device 8 to fluorinate only a surface layer thereof. Thus, a refractive index can be lowered, a surface reflection can be lowered, and light transmittance of a base material can be improved.
摘要翻译：将例如烃类透明聚合物成型体的塑料部件在反应装置8内的氟气中进行氟化处理，仅氟化其表面层。因此，可以降低折射率，可以降低表面反射，并且可以提高基材的透光率。

10. 发明申请

US20080130743A1 TV SIGNAL PROCESSING CIRCUIT 有权
标题翻译：电视信号处理电路
公开(公告)号：US20080130743A1
公开(公告)日：2008-06-05
申请号：US11946626
申请日：2007-11-28
申请人： Tetsuo Kosuge , Kensuke Fujimura , Naoki Tanahashi
发明人： Tetsuo Kosuge , Kensuke Fujimura , Naoki Tanahashi
IPC分类号： H04N11/02
CPC分类号： H04N5/4401 , H04N5/46 , H04N19/423 , H04N19/44 , H04N21/44004
摘要： When data is an HDTV signal, a buffer memory is used as two banks and pipeline processing is performed. When data is an SDTV signal, on the other hand, the buffer memory is used as a bankless buffer memory, and the pipeline processing is not performed.
摘要翻译：当数据是HDTV信号时，使用缓冲存储器作为两个存储体，并执行流水线处理。另一方面，当数据是SDTV信号时，缓冲存储器被用作无库缓冲存储器，并且不执行流水线处理。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式