专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20120098990A1 ANALOG-TO-DIGITAL CONVERTER AND IMAGE SENSOR INCLUDING THE SAME 有权
标题翻译：模拟数字转换器和图像传感器，包括它们
公开(公告)号：US20120098990A1
公开(公告)日：2012-04-26
申请号：US13240670
申请日：2011-09-22
申请人： Wun-Ki JUNG , Seung-Hyun Lim , Dong-Hun Lee , Kwi-Sung Yoo , Min-Ho Kwon , Chi-Ho Hwang
发明人： Wun-Ki JUNG , Seung-Hyun Lim , Dong-Hun Lee , Kwi-Sung Yoo , Min-Ho Kwon , Chi-Ho Hwang
IPC分类号： H04N5/228 , H03M1/12
CPC分类号： H04N5/378 , H03M1/162 , H03M1/56 , H04N5/3575 , H04N5/374
摘要： An analog-to-digital converter includes a comparison signal generation unit and a control unit. The comparison signal generation unit determines a logic level of a comparison signal by comparing an input signal with a selected reference signal based on a switch control signal in a first comparison mode, and by comparing a difference voltage with a ramp signal based on the switch control signal in a second comparison mode. The difference voltage is generated based on the input signal and the selected reference signal such that a level of the difference voltage is lower than a fine voltage level corresponding to a voltage level of the selected reference signal in the second comparison mode. The control unit generates the switch control signal based on the comparison signal and a mode selection signal.
摘要翻译：模数转换器包括比较信号生成单元和控制单元。比较信号生成单元通过在第一比较模式中基于开关控制信号比较输入信号与所选择的参考信号，并且通过基于开关控制将差分电压与斜坡信号进行比较来确定比较信号的逻辑电平信号在第二比较模式。基于输入信号和所选择的参考信号产生差分电压，使得差分电压的电平低于与第二比较模式中所选参考信号的电压电平相对应的精细电压电平。控制单元基于比较信号和模式选择信号产生开关控制信号。

2. 发明授权

US08547461B2 Analog-to-digital converter having a comparison signal generation unit and image sensor including the same 有权
标题翻译：具有比较信号生成单元和包含该比较信号生成单元的图像传感器的模数转换器
公开(公告)号：US08547461B2
公开(公告)日：2013-10-01
申请号：US13240670
申请日：2011-09-22
申请人： Wun-Ki Jung , Seung-Hyun Lim , Dong-Hun Lee , Kwi-Sung Yoo , Min-Ho Kwon , Chi-Ho Hwang
发明人： Wun-Ki Jung , Seung-Hyun Lim , Dong-Hun Lee , Kwi-Sung Yoo , Min-Ho Kwon , Chi-Ho Hwang
IPC分类号： H04N3/14 , H03M1/12
CPC分类号： H04N5/378 , H03M1/162 , H03M1/56 , H04N5/3575 , H04N5/374
摘要： An analog-to-digital converter includes a comparison signal generation unit and a control unit. The comparison signal generation unit determines a logic level of a comparison signal by comparing an input signal with a selected reference signal based on a switch control signal in a first comparison mode, and by comparing a difference voltage with a ramp signal based on the switch control signal in a second comparison mode. The difference voltage is generated based on the input signal and the selected reference signal such that a level of the difference voltage is lower than a fine voltage level corresponding to a voltage level of the selected reference signal in the second comparison mode. The control unit generates the switch control signal based on the comparison signal and a mode selection signal.
摘要翻译：模数转换器包括比较信号生成单元和控制单元。比较信号生成单元通过在第一比较模式中基于开关控制信号比较输入信号与所选择的参考信号，并且通过基于开关控制将差分电压与斜坡信号进行比较来确定比较信号的逻辑电平信号在第二比较模式。基于输入信号和所选择的参考信号产生差分电压，使得差分电压的电平低于与第二比较模式中所选参考信号的电压电平相对应的精细电压电平。控制单元基于比较信号和模式选择信号产生开关控制信号。

3. 发明授权

US08659339B2 Offset canceling circuit, sampling circuit and image sensor 有权
标题翻译：偏移消除电路，采样电路和图像传感器
公开(公告)号：US08659339B2
公开(公告)日：2014-02-25
申请号：US13272723
申请日：2011-10-13
申请人： Wun-Ki Jung , Kwi-Sung Yoo , Min-Ho Kwon , Jae-Hong Kim , Seung-Hyun Lim , Yu-Jin Park
发明人： Wun-Ki Jung , Kwi-Sung Yoo , Min-Ho Kwon , Jae-Hong Kim , Seung-Hyun Lim , Yu-Jin Park
IPC分类号： H03L5/00
CPC分类号： H04N5/363 , H04N5/3575 , H04N5/378
摘要： An offset canceling circuit stores charge corresponding to a voltage difference between a reset voltage received from a unit pixel and a reference voltage, thereby canceling an offset of the unit pixel.
摘要翻译：偏移消除电路存储对应于从单位像素接收的复位电压与参考电压之间的电压差的电荷，从而消除单位像素的偏移。

4. 发明申请

US20120133800A1 Offset Canceling Circuit, Sampling Circuit and Image Sensor 有权
标题翻译：偏移取消电路，采样电路和图像传感器
公开(公告)号：US20120133800A1
公开(公告)日：2012-05-31
申请号：US13272723
申请日：2011-10-13
申请人： Wun-Ki Jung , Kwi-Sung Yoo , Min-Ho Kwon , Jae-Hong Kim , Seung-Hyun Lim , Yu-Jin Park
发明人： Wun-Ki Jung , Kwi-Sung Yoo , Min-Ho Kwon , Jae-Hong Kim , Seung-Hyun Lim , Yu-Jin Park
IPC分类号： H04N5/217 , H03M1/34 , H03L5/00
CPC分类号： H04N5/363 , H04N5/3575 , H04N5/378
摘要： An offset canceling circuit stores charge corresponding to a voltage difference between a reset voltage received from a unit pixel and a reference voltage, thereby canceling an offset of the unit pixel.
摘要翻译：偏移消除电路存储对应于从单位像素接收的复位电压与参考电压之间的电压差的电荷，从而消除单位像素的偏移。

5. 发明授权

US08810676B2 Analog to digital converters, image sensor systems, and methods of operating the same 有权
标题翻译：模数转换器，图像传感器系统及其操作方法
公开(公告)号：US08810676B2
公开(公告)日：2014-08-19
申请号：US13270968
申请日：2011-10-11
申请人： Seung-Hyun Lim , Kwi-Sung Yoo , Kyoung-Min Koh , Yu-Jin Park , Chi-Ho Hwang , Yong Lim
发明人： Seung-Hyun Lim , Kwi-Sung Yoo , Kyoung-Min Koh , Yu-Jin Park , Chi-Ho Hwang , Yong Lim
IPC分类号： H04N5/228
CPC分类号： H03M1/144 , H03M1/56 , H04N5/378
摘要： An analog to digital converter (ADC) can include a multi-input comparison unit configured to compare a pixel voltage from an image sensor, a comparison voltage comprising a stepped voltage modified during a coarse mode of operation, and a ramp voltage comprising a ramped voltage modified to one another during a fine mode of operation, to provide a comparison result signal that indicates whether the comparison voltage combined with the ramp voltage is greater than or less than the pixel voltage. A selection control signal generation unit can receive the comparison result signal and a mode control signal, to indicate the coarse or fine mode, to provide a selection control signal allowing modification of the comparison voltage in the coarse mode and to hold the comparison voltage constant in the fine mode. A reference voltage selection unit can receive the selection control signal to control modification of the comparison voltage.
摘要翻译：模数转换器（ADC）可以包括多输入比较单元，其被配置为比较来自图像传感器的像素电压，包括在粗略操作模式期间修改的阶梯电压的比较电压和包括斜坡电压的斜坡电压在精细操作模式下彼此修改，以提供指示与斜坡电压组合的比较电压是否大于或小于像素电压的比较结果信号。选择控制信号生成单元可以接收比较结果信号和模式控制信号，以指示粗略或精细模式，以提供允许修改粗略模式中的比较电压并且保持比较电压恒定的选择控制信号精细模式。参考电压选择单元可以接收选择控制信号以控制比较电压的修改。

6. 发明申请

US20080246078A1 Charge trap flash memory device and memory card and system including the same 有权
标题翻译：充电陷阱闪存设备和存储卡及系统包括相同
公开(公告)号：US20080246078A1
公开(公告)日：2008-10-09
申请号：US12080315
申请日：2008-04-02
申请人： Zong-liang Huo , In-seok Yeo , Seung-Hyun Lim , Kyong-hee Joo , Jun-kyu Yang
发明人： Zong-liang Huo , In-seok Yeo , Seung-Hyun Lim , Kyong-hee Joo , Jun-kyu Yang
IPC分类号： H01L29/792
CPC分类号： H01L21/28273 , B82Y10/00 , H01L29/42332 , H01L29/7881
摘要： A charge trap flash memory device and method of making same are provided. The device includes: a tunnel insulating layer, a charge trap layer; a blocking insulating layer; and a gate electrode sequentially formed on a substrate. The charge trap layer includes: plural trap layers comprising a first material having a first band gap energy level; spaced apart nanodots, each nanodot being at least partially surrounded by at least one of the trap layers, wherein the nanodots comprise a second material having a second band gap energy level that is lower than the first band gap energy level; and an intermediate blocking layer comprising a third material having a third band gap energy level that is higher than the first band gap energy level, formed between at least two of the trap layers. This structure prevents loss of charges from the charge trap layer and improves charge storage capacity.
摘要翻译：提供了一种电荷阱闪存器件及其制造方法。该器件包括：隧道绝缘层，电荷陷阱层; 阻挡绝缘层; 以及依次形成在基板上的栅电极。电荷陷阱层包括：多个陷阱层，包括具有第一带隙能级的第一材料; 间隔开的纳米点，每个纳米点至少部分地被至少一个捕获层包围，其中该纳米点包括具有低于第一带隙能级的第二带隙能级的第二材料; 以及中间阻挡层，其包括形成在至少两个捕获层之间的具有高于第一带隙能级的第三带隙能级的第三材料。这种结构防止电荷陷阱层的电荷损失并且改善电荷存储容量。

7. 发明授权

US09064895B2 Vertical memory devices and methods of manufacturing the same 有权
标题翻译：垂直存储器件及其制造方法
公开(公告)号：US09064895B2
公开(公告)日：2015-06-23
申请号：US13943911
申请日：2013-07-17
申请人： Bi-O Kim , Toshiro Nakanishi , Jin-Tae Noh , Chang-Woo Sun , Seung-Hyun Lim , Jae-Young Ahn , Ki-Hyun Hwang
发明人： Bi-O Kim , Toshiro Nakanishi , Jin-Tae Noh , Chang-Woo Sun , Seung-Hyun Lim , Jae-Young Ahn , Ki-Hyun Hwang
IPC分类号： H01L27/115 , H01L29/66 , H01L21/8239 , H01L29/788 , H01L29/792
CPC分类号： H01L29/66666 , H01L21/8239 , H01L27/1157 , H01L27/11582 , H01L29/66825 , H01L29/66833 , H01L29/7889 , H01L29/7926
摘要： Methods of fabricating vertical memory devices are provided including forming a plurality of alternating insulating layers and sacrificial layers on a substrate; patterning and etching the plurality of insulating layer and sacrificial layers to define an opening that exposes at least a portion of a surface of the substrate; forming a charge trapping pattern and a tunnel insulating pattern on a side wall of the opening; forming a channel layer on the tunnel insulating layer on the sidewall of the opening, the channel layer including N-type impurity doped polysilicon; forming a buried insulating pattern on the channel layer in the opening; and forming a blocking dielectric layer and a control gate on the charge trapping pattern of one side wall of the channel layer.
摘要翻译：提供制造垂直存储器件的方法包括在衬底上形成多个交替绝缘层和牺牲层; 图案化和蚀刻所述多个绝缘层和牺牲层以限定暴露所述衬底的表面的至少一部分的开口; 在开口的侧壁上形成电荷捕获图案和隧道绝缘图案; 在开口的侧壁上的隧道绝缘层上形成沟道层，沟道层包括N型杂质掺杂多晶硅; 在开口中的沟道层上形成掩埋绝缘图案; 以及在沟道层的一个侧壁的电荷捕获图案上形成阻挡电介质层和控制栅极。

8. 发明申请

US20070123019A1 METHODS OF FORMING CARBON NANOTUBES IN A WIRING PATTERN AND RELATED DEVICES 审中-公开
标题翻译：在配线图案和相关设备中形成碳纳米管的方法
公开(公告)号：US20070123019A1
公开(公告)日：2007-05-31
申请号：US11470369
申请日：2006-09-06
申请人： Seung-Hyun Lim , Sun-Woo Lee , In-Seok Yeo
发明人： Seung-Hyun Lim , Sun-Woo Lee , In-Seok Yeo
IPC分类号： H01L21/44
CPC分类号： H01L21/76802 , H01L21/76876 , H01L21/76879 , H01L2221/1094
摘要： A method of forming a carbon nanotube includes forming a cavity between a substrate and a first layer on the substrate. The cavity extends in a wiring pattern and includes a metal catalyst pattern in the cavity. The carbon nanotube is formed from the metal catalyst pattern and extends inside the cavity along the wiring pattern. Related methods and devices are also discussed.
摘要翻译：形成碳纳米管的方法包括在基板和基板上的第一层之间形成空腔。空腔以布线图案延伸，并且在空腔中包括金属催化剂图案。碳纳米管由金属催化剂图案形成，并沿着布线图案在腔内延伸。还讨论了相关的方法和设备。

9. 发明申请

US20140024189A1 Vertical Memory Devices and Methods of Manufacturing the Same 有权
标题翻译：垂直存储器件及其制造方法
公开(公告)号：US20140024189A1
公开(公告)日：2014-01-23
申请号：US13943911
申请日：2013-07-17
申请人： Bi-O Kim , Toshiro Nakanishi , Jin-Tae Noh , Chang-Woo Sun , Seung-Hyun Lim , Jae-Young Ahn , Ki-Hyun Hwang
发明人： Bi-O Kim , Toshiro Nakanishi , Jin-Tae Noh , Chang-Woo Sun , Seung-Hyun Lim , Jae-Young Ahn , Ki-Hyun Hwang
IPC分类号： H01L29/66
CPC分类号： H01L29/66666 , H01L21/8239 , H01L27/1157 , H01L27/11582 , H01L29/66825 , H01L29/66833 , H01L29/7889 , H01L29/7926
摘要： Methods of fabricating vertical memory devices are provided including forming a plurality of alternating insulating layers and sacrificial layers on a substrate; patterning and etching the plurality of insulating layer and sacrificial layers to define an opening that exposes at least a portion of a surface of the substrate; forming a charge trapping pattern and a tunnel insulating pattern on a side wall of the opening; forming a channel layer on the tunnel insulating layer on the sidewall of the opening, the channel layer including N-type impurity doped polysilicon; forming a buried insulating pattern on the channel layer in the opening; and forming a blocking dielectric layer and a control gate on the charge trapping pattern of one side wall of the channel layer.
摘要翻译：提供制造垂直存储器件的方法包括在衬底上形成多个交替绝缘层和牺牲层; 图案化和蚀刻所述多个绝缘层和牺牲层以限定暴露所述衬底的表面的至少一部分的开口; 在开口的侧壁上形成电荷捕获图案和隧道绝缘图案; 在开口的侧壁上的隧道绝缘层上形成沟道层，沟道层包括N型杂质掺杂多晶硅; 在开口中的沟道层上形成掩埋绝缘图案; 以及在沟道层的一个侧壁的电荷捕获图案上形成阻挡电介质层和控制栅极。

10. 发明申请

US20110198685A1 Non-Volatile Memory Devices 有权
标题翻译：非易失性存储器件
公开(公告)号：US20110198685A1
公开(公告)日：2011-08-18
申请号：US13095408
申请日：2011-04-27
申请人： Hyun-Suk Kim , Sun-II Shim , Chang-Seok Kang , Won-Cheol Jeong , Jung-Dal Choi , Jae-Kwan Park , Seung-Hyun Lim , Sun-Jung Kim
发明人： Hyun-Suk Kim , Sun-II Shim , Chang-Seok Kang , Won-Cheol Jeong , Jung-Dal Choi , Jae-Kwan Park , Seung-Hyun Lim , Sun-Jung Kim
IPC分类号： H01L29/792
CPC分类号： H01L21/28282 , H01L29/42324 , H01L29/4234 , H01L29/7881 , H01L29/792
摘要： Non-volatile memory devices are provided including a control gate electrode on a substrate; a charge storage insulation layer between the control gate electrode and the substrate; a tunnel insulation layer between the charge storage insulation layer and the substrate; a blocking insulation layer between the charge storage insulation layer and the control gate electrode; and a material layer between the tunnel insulation layer and the blocking insulation layer, the material layer having an energy level constituting a bottom of a potential well.
摘要翻译：提供了非易失性存储器件，其包括在衬底上的控制栅电极; 在控制栅电极和衬底之间的电荷存储绝缘层; 在电荷存储绝缘层和衬底之间的隧道绝缘层; 电荷存储绝缘层和控制栅电极之间的阻挡绝缘层; 以及隧道绝缘层和阻挡绝缘层之间的材料层，材料层具有构成势阱底部的能级。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式